PSMN003-30P; **PSMN003-30B**

N-channel enhancement mode field-effect transistor

Rev. 01 — 23 October 2001

F

Product data

Description

N-channel logic level field-effect power transistor in a plastic package using TrenchMOS™¹ technology.

Product availability:

PSMN003-30P in SOT78 (TO-220AB)

PSMN003-30B in SOT404 (D2-PAK)

Features

- Low on-state resistance
- Fast switching.

Applications

- High frequency computer motherboard DC to DC converters
- OR-ing applications.

Pinning information

Pinning - SOT78 and SOT404, simplified outline and symbol Table 1:

Pin	Description	Simplified outline	Sy	/mbol
1	gate (g)			
2	drain (d) [1] mb	mb	ď
3	source (s)			
mb	drain (d)	1 2 3 MBK106	1 3 MBK116	мвво76 s
		SOT78 (TO-220AB)	SOT404 (D ² -PAK)	

[1] It is not possible to make connection to pin 2 of the SOT404 package.





TrenchMOS is a trademark of Koninklijke Philips Electronics N.V.

5. Quick reference data

Table 2: Quick reference data


Symbol	Parameter	Conditions	Тур	Max	Unit
V_{DS}	drain-source voltage (DC)	T _j = 25 to 175 °C	_	30	V
I_D	drain current (DC)	T_{mb} = 25 °C; V_{GS} = 10 V	_	75	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C	_	230	W
Tj	junction temperature		_	175	°C
R_{DSon}	drain-source on-state resistance	V_{GS} = 10 V; I_D = 25 A; T_j = 25 °C	2.4	2.8	$m\Omega$
		$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}; T_j = 25 ^{\circ}\text{C}$	3.3	4	$m\Omega$

6. Limiting values

Table 3: Limiting values


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage (DC)	T _j = 25 to 175 °C	_	30	V
V_{DGR}	drain-gate voltage (DC)	T_j = 25 to 175 °C; R_{GS} = 20 k Ω	_	30	V
V_{GS}	gate-source voltage (DC)		_	±20	V
V_{GSM}	gate-source voltage	$t_p \le 50$ μs; pulsed; duty cycle 25 %; $T_j \le 150$ °C	_	±25	V
I_D	drain current (DC)	T_{mb} = 25 °C; V_{GS} = 10 V; Figure 2 and 3	_	75	Α
		T _{mb} = 100 °C; V _{GS} = 10 V; Figure 2	_	75	Α
I_{DM}	peak drain current	T_{mb} = 25 °C; pulsed; $t_p \le 10 \mu s$; Figure 3	_	400	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; Figure 1	_	230	W
T _{stg}	storage temperature		-55	+175	°C
Tj	operating junction temperature		-55	+175	°C
Source-	drain diode				
Is	source (diode forward) current (DC)	$T_{mb} = 25 ^{\circ}C$	_	75	Α
I _{SM}	peak source (diode forward) current	T_{mb} = 25 °C; pulsed; $t_p \le 10 \ \mu s$	_	400	Α
Avalanc	he ruggedness				
E _{AS}	non-repetitive avalanche energy	unclamped inductive load; I_D = 75 A; t_p = 0.1 ms; V_{DD} = 15 V; R_{GS} = 50 Ω ; V_{GS} = 10 V; starting T_j = 25 °C	_	500	mJ
I _{AS}	non-repetitive avalanche current	unclamped inductive load; V_{DD} = 15 V; R_{GS} = 50 Ω ; V_{GS} = 10 V; starting T_j = 25 °C	_	75	A




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Fig 1. Normalized total power dissipation as a function of mounting base temperature.



$$I_{der} = \frac{I_D}{I_{D(25^{\circ}C)}} \times 100\%$$

Fig 2. Normalized continuous drain current as a function of mounting base temperature.



 $T_{mb} = 25 \,^{\circ}C$; I_{DM} is single pulse.

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.

Product data


3 of 13

7. Thermal characteristics

Table 4: Thermal characteristics

Symbol	Parameter	Conditions	Value	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	Figure 4	0.65	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient	vertical in still air; SOT78 package		K/W
		mounted on a printed circuit board; minimum footprint; SOT404 package	50	K/W

7.1 Transient thermal impedance



8. Characteristics

Table 5: Characteristics

 $T_i = 25 \,^{\circ}C$ unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	aracteristics					
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}$				
		T _j = 25 °C	30	_	_	V
		T _j = −55 °C	27	_	_	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; \text{ Figure 9}$				
		T _j = 25 °C	1	2	3	V
		T _j = 175 °C	0.4	-	-	V
		$T_j = -55 ^{\circ}C$	_	-	3.4	V
I _{DSS}	drain-source leakage current	$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}$				
		T _j = 25 °C	_	0.02	1	μΑ
		T _j = 175 °C	_	_	500	μΑ
I _{GSS}	gate-source leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0 \text{ V}$	_	10	100	nA
R_{DSon}	drain-source on-state resistance	V_{GS} = 10 V; I_D = 25 A; Figure 7 and 8				
		T _j = 25 °C	_	2.4	2.8	mΩ
		T _j = 175 °C	_	4.32	5	$m\Omega$
		$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}; Figure 7 and 8$				
		T _j = 25 °C	_	3.3	4	$m\Omega$
Dynamic	characteristics					
Q _{g(tot)}	total gate charge	$I_D = 75 \text{ A}; V_{DD} = 15 \text{ V}; V_{GS} = 10 \text{ V};$	_	170	_	nC
Q _{gs}	gate-source charge	Figure 13	_	44	_	nC
Q_{gd}	gate-drain (Miller) charge		_	45	_	nC
C _{iss}	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz};$	_	9200	_	pF
Coss	output capacitance	Figure 11	_	1930	_	pF
C _{rss}	reverse transfer capacitance		_	1300	_	pF
t _{d(on)}	turn-on delay time	$V_{DD} = 15 \text{ V}; I_D = 12 \text{ A}; V_{GS} = 10 \text{ V};$	_	33	_	ns
t _r	turn-on rise time	$R_G = 6 \Omega$; resistive load	_	66	_	ns
t _{d(off)}	turn-off delay time		_	210	_	ns
t _f	turn-off fall time		_	115	_	ns
Source-	drain diode					
V_{SD}	source-drain (diode forward) voltage	I _S = 25 A; V _{GS} = 0 V; Figure 12	_	0.85	1.2	V





Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values.



 T_j = 25 °C and 175 °C; $V_{DS} > I_D \times R_{DSon}$

Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values.





Fig 7. Drain-source on-state resistance as a function of drain current; typical values.



 $a = \frac{R_{DSon}}{R_{DSon(25^{\circ}C)}}$

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature.

Product data






Fig 9. Gate-source threshold voltage as a function of junction temperature.




 $T_j = 25 \,^{\circ}C; \, V_{DS} = 5 \,^{\circ}V$

Fig 10. Sub-threshold drain current as a function of gate-source voltage.




 $V_{GS} = 0 V$; f = 1 MHz

Fig 11. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.



 T_j = 25 °C and 175 °C; V_{GS} = 0 V

Fig 12. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values.




 $I_D = 75 \text{ A}; V_{DD} = 15 \text{ V}$

Fig 13. Gate-source voltage as a function of gate charge; typical values.

9. Package outline

Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB

SOT78



0 5 10 mm

DIMENSIONS (mm are the original dimensions)

			_												
UNIT	A	A ₁	b	b ₁	С	D	D ₁	E	е	L	L ₁ ⁽¹⁾	L ₂ max.	р	q	Q
mm	4.5 4.1	1.39 1.27	0.9 0.7	1.3 1.0	0.7 0.4	15.8 15.2	6.4 5.9	10.3 9.7	2.54	15.0 13.5	3.30 2.79	3.0	3.8 3.6	3.0 2.7	2.6 2.2

Note

1. Terminals in this zone are not tinned.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT78		3-lead TO-220AB	SC-46			00-09-07 01-02-16	

Fig 14. SOT78 (TO-220AB).


9397 750 08316

Downloaded from **Arrow.com**.

© Koninklijke Philips Electronics N.V. 2001. All rights reserved.

Plastic single-ended surface mounted package (Philips version of D²-PAK); 3 leads (one lead cropped)

SOT404



OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT404						99-06-25 01-02-12

Fig 15. SOT404 (D2-PAK)

9397 750 08316

© Koninklijke Philips Electronics N.V. 2001. All rights reserved.

10. Revision history

Table 6: Revision history

Rev	Date	CPCN	Description
01	20011023	-	Product data; Initial Version

11. Data sheet status

Data sheet status ^[1]	Product status ^[2]	Definition
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

12. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

13. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

Downloaded from Arrow.com.

For additional information, please visit http://www.semiconductors.philips.com. For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

750 08316 © Koninklijke Philips Electronics N.V. 2001. All rights reserved.

Fax: +31 40 27 24825

PSMN003-30 series

Philips Semiconductors

N-channel enhancement mode field-effect transistor

Contents

1	Description
2	Features 1
3	Applications
4	Pinning information
5	Quick reference data
6	Limiting values
7	Thermal characteristics
7.1	Transient thermal impedance
8	Characteristics
9	Package outline 9
10	Revision history11
11	Data sheet status
12	Definitions 12
12	Disclaimers 13

© Koninklijke Philips Electronics N.V. 2001. Printed in The Netherlands

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 23 October 2001 Document order number: 9397 750 08316

