

# 54VCXH162245

# Rad-hard 3.6 V, 16-bit transceiver with series output resistors on A side

Datasheet - production data



### Features

- 1.65 V to 3.6 V inputs and outputs
- High speed A outputs:
  - t<sub>PD</sub> = 3.4 ns at V<sub>CC</sub> = 3.0 to 3.6 V
  - t<sub>PD</sub> = 4.3 ns at V<sub>CC</sub> = 2.3 to 2.7 V
- Symmetrical impedance A output:
  - |I<sub>OH</sub>| = I<sub>OL</sub> = 12 mA (min.) at V<sub>CC</sub> = 3.0 V
  - $|I_{OH}| = I_{OL} = 8 \text{ mA (min.)} \text{ at } V_{CC} = 2.3 \text{ V}$
- High speed B outputs:
  - t<sub>PD</sub> = 2.5 ns (max.) at V<sub>CC</sub> = 3.0 to 3.6 V
  - $t_{PD}$  = 3.2 ns (max.) at V<sub>CC</sub> = 2.3 to 2.7 V
- Symmetrical impedance A output:
  - $|I_{OH}| = I_{OL} = 24 \text{ mA} \text{ (min.) at } V_{CC} = 3.0 \text{ V}$
  - $|I_{OH}|$  =  $I_{OL}$  = 18 mA (min.) at V<sub>CC</sub> = 2.3 V
- Power down protection on inputs and outputs
- 26 Ω series resistors in A port output
- Operating voltage range:
  - V<sub>CC</sub>(opr) = 1.65 V to 3.6 V
- Pin and function compatible with 54 series H162245
- Bus hold provided on both sides
- Cold spare function
- Latch-up performance exceeds 300 mA (JESD 17)
- ESD performance:

Datasheet -- HBM > 2000 V

- (MIL STD 883 method 3015)
- MM > 200 V
- 300 krad Mil1019.6 condition A (RHA QML qualification extension undergone)
- SEL-free and SET-free up to 110 Mev/cm2/mg
- QML qualified product
- SMD 5962-02508
- 100 mV typical input hysteresis
- Mass = 1.50 g

### Description

The 54VCXH162245 is a low voltage CMOS 16-bit bus transceiver (3-state) fabricated with a sub-micron silicon gate and a five-layer metal wiring C<sup>2</sup>MOS technology. It is ideal for low power and very high speed (1.65 to 3.6 V) applications and can be interfaced to a 3.6 V signal environment for both inputs and outputs. This integrated circuit is intended for two-way asynchronous communication between data buses. The direction of data transmission is determined by digital input recorder (DIR) input. The two enable inputs,  $n\overline{G}$ , can be used to disable the device so that the buses are effectively isolated. The device circuits include 26  $\Omega$  series resistance in the A port outputs. These resistors reduce line noise in high-speed applications. Bus hold on data inputs is provided to eliminate the need for external pull-up or pull-down resistors. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2 kV ESD immunity and transient excess voltage. All floating bus terminals during high Z state must be held HIGH or LOW.

February 2020

DocID10632 Rev 11

This is information on a product in full production.

# Contents

1	Logic symbols and I/O equivalent circuit
2	Pin settings
	2.1 Pin connections 4
	2.2 Pin description 5
	2.3 Truth table
3	Maximum ratings
4	Electrical characteristics7
5	Test circuit
6	Waveforms
7	Package information
	7.1 Flat-48 (MIL-STD-1835) package information
8	Ordering information
9	Revision history



# 1 Logic symbols and I/O equivalent circuit



#### Figure 2. Input and output equivalent circuit





DocID10632 Rev 11

### 2 Pin settings

#### 2.1 Pin connections



#### Figure 3. Pin connections (top through view)



### 2.2 Pin description

Pin n°	Symbol	Name and function					
1	1DIR	Directional control					
2, 3, 5, 6, 8, 9, 11, 12	1B1 to 1B8	Data inputs/outputs					
13, 14, 16, 17, 19, 20, 22, 23	2B1 to 2B8	Data inputs/outputs					
24	2DIR	Directional control					
25	2 <del>G</del>	Output enable input					
36, 35, 33, 32, 30, 29, 27, 26	2A1 to 2A8	Data inputs/outputs					
47, 46, 44, 43, 41, 40, 38, 37	1A1 to 1A8	Data inputs/outputs					
48	1 <del>G</del>	Output enable input					
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0 V)					
7, 18, 31, 42	V <sub>CC</sub>	Positive supply voltage					

Table 1. Pin description

### 2.3 Truth table

#### Table 2. Truth table

Inp	uts	Fund	Output	
G	DIR	A bus	B bus	Yn
L	L	Output	Input	A = B
L	Н	Input	Output	B = A
Н	X <sup>(1)</sup>	Z <sup>(2)</sup>	Z <sup>(2)</sup>	Z <sup>(2)</sup>

1. X = do not care

2. Z = high impedance



### 3 Maximum ratings

Stressing the device above the rating listed in the "absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage		
VI	DC input voltage	-0.5 to +4.6	V
Vo	DC output voltage (OFF state)		v
Vo	DC output voltage (high or low state) <sup>(1)</sup>	-0.5 to V <sub>CC</sub> + 0.5	
I <sub>IK</sub>	DC input diode current	50	
Ι <sub>ΟΚ</sub>	DC output diode current <sup>(2)</sup>	- 50	
Ι <sub>Ο</sub>	DC output current	± 50	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC $V_{CC}$ or ground current per supply pin	± 100	
PD	Power dissipation	400	mW
T <sub>stg</sub>	Storage temperature	-65 to +150	°C
TL	Lead temperature (10 sec)	260	0

Table 3. Absolute maximum ratin	qs
---------------------------------	----

1. I<sub>O</sub> absolute maximum rating must be observed

2.  $V_0 < GND, V_0 > V_{CC}$ 

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage	1.8 to 3.6	
VI	Input voltage	-0.3 to 3.6	V
V <sub>O</sub>	Output voltage (OFF state)	0 to 3.6	v
V <sub>O</sub>	Output voltage (high or low state)	0 to V <sub>CC</sub>	
I <sub>OH</sub> , I <sub>OL</sub>	High or low level output current - A side ( $V_{CC}$ = 3.0 to 3.6 V)	± 12	
I <sub>OH</sub> , I <sub>OL</sub>	High or low level output current - A side ( $V_{CC}$ = 2.3 to 2.7 V)	± 8	m۸
I <sub>OH</sub> , I <sub>OL</sub>	High or low level output current - B side ( $V_{CC}$ = 3.0 to 3.6 V)	± 24	IIIA
I <sub>OH</sub> , I <sub>OL</sub>	High or low level output current - B side ( $V_{CC}$ = 2.3 to 2.7 V)	± 18	
Т <sub>ор</sub>	Operating temperature	-55 to 125	°C



# 4 Electrical characteristics

		Test condition		Value		
Symbol	Parameter			-55 to	125 °C	Unit
		V <sub>CC</sub> (V)		Min.	Max.	
V <sub>IH</sub>	High level input voltage	07 to 26		2.0		
V <sub>IL</sub>	Low level input voltage	2.7 10 3.0			0.8	
		2.7 to 3.6	I <sub>O</sub> = -100 μA	V <sub>CC</sub> -0.2		
M	High level output	2.7	I <sub>O</sub> = -6 mA	2.2		
⊻он	(A outputs)	3.0	I <sub>O</sub> = -8 mA	2.4		
		5.0	I <sub>O</sub> = -12 mA	2.2		
		2.7 to 3.6	I <sub>O</sub> = -100 μA	V <sub>CC</sub> -0.2		
M	High level output	2.7	I <sub>O</sub> = -12 mA	2.2		
⊻он	(B outputs)	2.0	I <sub>O</sub> = -18 mA	2.4		V
		3.0	I <sub>O</sub> = -24 mA	2.2		V
V <sub>OL</sub>	Low level output voltage (A outputs)	2.7 to 3.6	I <sub>O</sub> = 100 μA		0.2	
		2.7	I <sub>O</sub> = 6 mA		0.4	-
		3.0	I <sub>O</sub> = 8 mA		0.55	
			I <sub>O</sub> = 12 mA		0.8	
	Low level output voltage (B outputs)	2.7 to 3.6	I <sub>O</sub> = 100 μA		0.2	
V		2.7	I <sub>O</sub> = 12 mA		0.4	
VOL			I <sub>O</sub> = 18 mA		0.4	1
		3.0	I <sub>O</sub> = 24 mA		0.55	
Ц	Input leakage current	2.7 to 3.6	V <sub>I</sub> = 0 to 3.6 V		± 5	
		2.0	V <sub>I</sub> = 0.8 V	75		
I <sub>I(HOLD)</sub>	Input hold current	5.0	V <sub>1</sub> = 2 V	-75		
		3.6	V <sub>I</sub> = 0 to 3.6 V		$\pm500$	
I <sub>off</sub>	Power off leakage current	0	$V_{\rm I}$ or $V_{\rm O}$ = 0 to 3.6 V		10	μA
I <sub>OZ</sub>	High impedance output leakage current	2.7 to 3.6	$V_{I} = V_{IH} \text{ or } V_{IL}$ $V_{O} = 0 \text{ to } 3.6 \text{ V}$		± 10	
	Quiescent supply	0.740.0.0	V <sub>I</sub> = V <sub>CC</sub> or GND		20	
ICC	current	2.1 10 3.6	$V_{I}$ or $V_{O}$ = $V_{CC}$ to 3.6 V		± 20	1
$\Delta I_{CC}$	I <sub>CC</sub> incr. per input	2.7 to 3.6	V <sub>IH</sub> = V <sub>CC</sub> - 0.6 V		750	

#### Table 5. DC specifications at 2.7 V < V<sub>CC</sub> < 3.6 V unless otherwise specified



		Test condition		Value		
Symbol	Parameter	V 00		-55 to	125 °C	Unit
		V <sub>CC</sub> (V)		Min.	Max.	
V <sub>IH</sub>	High level input voltage	23 to 27		1.6		
V <sub>IL</sub>	Low level input voltage	2.5 10 2.1			0.7	
		2.3 to 2.7	I <sub>O</sub> = -100 μA	V <sub>CC</sub> -0.2		
M	High level output		I <sub>O</sub> = -4 mA	2.0		
⊻он	voltage	2.3	I <sub>O</sub> = -6 mA	1.8		V
			I <sub>O</sub> = -8 mA	1.7		
	Low level output voltage	2.3 to 2.7	I <sub>O</sub> = 100 μA		0.2	
V <sub>OL</sub>		2.3	I <sub>O</sub> = 6 mA		0.4	
			I <sub>O</sub> = 8 mA		0.6	
Ц	Input leakage current	2.3 to 2.7	V <sub>I</sub> = V <sub>CC</sub> or GND		± 5	
	Input hold ourront	2.2	V <sub>I</sub> = 0.7 V	45		
I(HOLD)	Input noid current	2.3	V <sub>I</sub> = 1.7 V	-45		
I <sub>off</sub>	Power off leakage current	0	$V_1 \text{ or } V_0 = 0 \text{ to } 3.6 \text{ V}$		10	μA
I <sub>OZ</sub>	High impedance output leakage current	2.3 to 2.7	$V_{I} = V_{IH} \text{ or } V_{IL}$ $V_{O} = 0 \text{ to } 3.6 \text{ V}$		± 10	
	Quiescent supply	2.3 to 2.7	V <sub>I</sub> = V <sub>CC</sub> or GND		20	
ICC	current		$V_{\rm I}$ or $V_{\rm O}$ = $V_{\rm CC}$ to 3.6V		± 20	

Table 6. DC specifications at 2.3 V < V<sub>CC</sub>  $\leq$  2.7 V unless otherwise specified



Symbol		Test conditions		Value			
	Parameter	V 00		T,	<sub>A</sub> = 25 °	°C	Unit
		VCC (V)		Min.	Тур.	Max.	
V <sub>OLP</sub>	Low level ground bounce noise High level V <sub>CC</sub> bounce noise					1.25	
V <sub>OLV</sub>		2.2	V <sub>IH</sub> = V <sub>CC</sub>			-0.6	V
V <sub>OHP</sub>		5.5	$V_{IL} = 0 V$	-	-	1.35	v
V <sub>OHV</sub>						-1.25	

Table 7. Dynamic switching	characteristics at T <sub>A</sub> = 2	25 °C, input t <sub>r</sub> = t <sub>f</sub> = 2.0 ns,
(	$C_1 = 30 \text{ pF}, R_1 = 500 \ \Omega^{(1)}$	

1. This test is for qualification only. Ground and  $V_{CC}$  bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture. For the device under test, all outputs shall be loaded with 500  $\Omega$  load resistance and a minimum of 50 pF of load capacitance. Only chip capacitors and resistors shall be used.

The output load components shall be located as close as possible to the device outputs. It is suggested, that whenever possible, this distance be kept to less than 0.25 inches. Decoupling capacitors shall be placed in parallel from VCC to ground. The values of these decoupling capacitors shall be determined by the device manufacturer. The low and high level ground and VCC bounce noise is measured at the quiet output using a 1 GHz minimum bandwidth oscilloscope with a 50  $\Omega$  impedance. The device inputs shall be conditioned such that all outputs are at a low nominal VOH level.

The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at VOH as all other outputs possible are switched from VOH to VOL. VOHV and VOHP are then measured from the nominal VOH level to the largest negative and positive peaks, respectively. This is then repeated with the same outputs not under test switching from VOL to VOH. The device inputs shall be conditioned such that all outputs are at a low nominal VOL level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at VOL as all other outputs possible are switched from VOL to VOH. The device inputs shall be conditioned such that they switch simultaneously and the output under test remains at VOL as all other outputs possible are switched from VOL to VOH. VOLP and VOLV are then measured from the nominal VOL level to the largest positive and negative peaks, respectively. This is then repeated with the same outputs not under test switching from VOH to VOL.



		Test conditions	Va	lue	
Symbol	Parameter	V 00	-55 to	Unit	
		$\mathbf{v}_{CC}(\mathbf{v})$	Min.	Max.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay	2.3 to 2.7	1.0	4.0	
(A to B)	time (A to B)	3.0 to 3.6	0.8	3.6	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay	2.3 to 2.7	1.0	4.9	
(B to A)	time (B to A)	3.0 to 3.6	0.8	4.0	
t <sub>PZL</sub> t <sub>PZH</sub>	Output enable time (A to B)	2.3 to 2.7	1.0	5.8	
(A to B)		3.0 to 3.6	0.8	4.3	
t <sub>PZL</sub> t <sub>PZH</sub>	Output enable time (B to A)	2.3 to 2.7	1.0	6.8	
(B to A)		3.0 to 3.6	0.8	4.8	115
t <sub>PLZ</sub> t <sub>PHZ</sub>	Output disable time (A to B)	2.3 to 2.7	1.0	4.8	
(A to B)		3.0 to 3.6	0.8	5.6	
t <sub>PLZ</sub> t <sub>PHZ</sub>	Output disable time	2.3 to 2.7	1.0	5.7	
(B to A)	(B to A)	3.0 to 3.6	0.8	7.0	
+ +	Output to output skew	2.3 to 2.7		0.5	]
t <sub>OSLH</sub> t <sub>OSHL</sub>	time <sup>(1)(2)</sup>	3.0 to 3.6		0.5	]

 Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW (t<sub>OSLH</sub> = | t<sub>PLHm</sub> - t<sub>PLHn</sub>|, t<sub>OSHL</sub> = | t<sub>PHLm</sub> - t<sub>PHLn</sub>|)

2. Parameter guaranteed by design

		Test c	Value				
Symbol	Parameter			T <sub>A</sub> = 25 °C			Unit
		vcc (v)		Min.	Тур.	Max.	
C <sub>IN</sub>	Input capacitance		$V_{IN}$ = 0 or $V_{CC}$		4		
C <sub>OUT</sub>	Output capacitance	2.5 or 3.3	$V_{IN}$ = 0 or $V_{CC}$	-	8	-	pF
C <sub>PD</sub>	Power dissipation capacitance <sup>(1)</sup>		$f_{IN}$ = 10 MHz V <sub>IN</sub> = 0 or V <sub>CC</sub>		28		

1.  $C_{PD}$  is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to test circuit). Average operating current can be obtained by the following equation.  $I_{CC(opr)} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}/16$  (per circuit)



#### **Test circuit** 5



1.

Legend:  $C_L = 30 \text{ pF}$  or equivalent (includes jig and probe capacitance)  $R_L = R_1 = 500 \Omega$  or equivalent  $R_T = Z_{OUT}$  of pulse generator (typically 50  $\Omega$ )

Table 10. Test circuit

Test	Switch
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
$t_{PZL}$ , $t_{PLZ}$ (V <sub>CC</sub> = 3.0 to 3.6 V)	6 V
$t_{PZL}$ , $t_{PLZ}$ (V <sub>CC</sub> = 2.3 to 2.7 V)	2 V <sub>CC</sub>
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND



# 6 Waveforms

Symbol	V <sub>cc</sub>				
Cymbol	3.0 to 3.6 V	2.3 to 2.7 V			
V <sub>IH</sub>	2.7 V	V <sub>CC</sub>			
V <sub>M</sub>	1.5 V	V <sub>CC</sub> /2			
V <sub>X</sub>	V <sub>OL</sub> +0.3 V	V <sub>OL</sub> +0.15 V			
V <sub>Y</sub>	V <sub>OH</sub> -0.3 V	V <sub>OH</sub> -0.15 V			

Table 1	11	Waveform	sv	mbol	value
		VVaveloiiii	Эу	IIIDUI	value

Figure 5. Way	/eforms - propag	gation delay (f =	1 MHz; 50% du	uty cycle)
---------------	------------------	-------------------	---------------	------------







Figure 6. Waveforms - output enable and disable time (f = 1 MHz; 50% duty cycle)



### 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK is an ST trademark.

### 7.1 Flat-48 (MIL-STD-1835) package information





*Note:* 54VCXH162245 products are supplied in a ceramic body/metal lid hermetic Flat 48-pin space package



		<u> </u>	,1	0			
Dim.		mm		inch			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
A	2.18	2.47	2.72	0.086	0.097	0.107	
b	0.20	0.254	0.30	0.008	0.010	0.012	
с	0.12	0.15	0.18	0.005	0.006	0.007	
D	15.57	15.75	15.92	0.613	0.620	0.627	
E	9.52	9.65	9.78	0.375	0.380	0.385	
E2	6.22	6.35	6.48	0.245	0.250	0.255	
E3	1.52	1.65	1.78	0.060	0.065	0.070	
е		0.635			0.025		
f		0.20			0.008		
L	6.85	8.38	9.40	0.270	0.330	0.370	
Q	0.66	0.79	0.92	0.026	0.031	0.036	
S1	0.25	0.43	0.61	0.010	0.017	0.024	

Table 12. Flat-48 (MIL-STD-1835) package mechanical data



# 8 Ordering information

Table 13. Ordering information						
Order code	SMD <sup>(1)</sup>	Quality level	Package	Marking <sup>(2)</sup>	Finishing	Packing
RHRXH162245K1		Engineering model	Flat-48	RHRXH162245K1		
RHFXH162245K03V	5962F0250802VXC	QML-V flight	Flat-48	5962F0250802VXC	Gold	Strip pack
RHFXH162245K05V	5962F0250802VYC	QML-V flight	Flat-48 with grounded lid	5962F0250802VYC		

1. Standard microcircuit drawing.

2. Specific marking only. Complete marking includes the following:

-ST logo

-Date code (date the package was sealed) in YYWWA (year, week, and lot index of week) -Country of origin (FR=France)

#### Other information

Date code:

The date code is structured as engineering model: EM xyywwz

where:

x = 3 (EM only), assembly location Rennes (France)

yy = last two digits of the year

ww = week digits

z = lot index of the week

Product documentation

Each product shipment includes a set of associated documentation within the shipment box. This documentation depends on the quality level of the products, as detailed in the table below.

The certificate of conformance is provided on paper whatever the quality level. For QML parts, complete documentation, including the certificate of conformance, is provided on a CDROM.



Quality level	Item
	Certificate of conformance including:
	Customer name
	Customer purchase order number
	ST sales order number and item
Engineering model	ST part number
	Quantity delivered
	Date code
	Reference to ST datasheet
	Reference to TN1181 on engineering models
	ST Rennes assembly lot ID
	Certificate of Conformance including:
	Customer name
	Customer purchase order number
	ST sales order number and item
	ST part number
	Quantity delivered
	Date code
	Serial numbers
	Group C reference
QML-V flight	Group D reference
	Reference to the applicable SMD
	ST Rennes assembly lot ID
	Quality control inspection (groups A, B, C, D, E)
	Screening electrical data in/out summary
	Precap report
	PIND (particle impact noise detection) test
	SEM (scanning electronic microscope) inspection report
	X-ray plates

Table 14. Product documentation



# 9 Revision history

Date	Revision	Changes
06-Jul-2004	1	First release
19-Jul-2004	2	Data on range -40 to 85°C removed on Tables 6, 7, 8, 9
17-May-2005	3	Mechanical data has been updated
19-Jun-2006	4	300 Krad bullet updated, new template, mechanical data updated
11-Apr-2007	5	Updated coverpage features
27-Jul-2007	6	Typo in Table 12 on page 14
17-Sep-2008	7	Updated cover page
23-Sep-2009	8	Updated Table 13 on page 16
29-Jul-2011	9	Added <i>1. on page 15</i> and in the "Pin connections" diagram on the coverpage
29-May-2013	10	Table 1: Pin description: replaced second pin 38 with pin 37
04-Feb-2020	11	Updated the cover page, <i>Table 4</i> and <i>Section 8: Ordering information</i> .

#### Table 15. Document revision history

18/19



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved



DocID10632 Rev 11