

# NB6LQ572

## 2.5V / 3.3V Differential 4:1 Mux w/Input Equalizer to 1:2 LVPECL Clock/Data Fanout / Translator

### Multi-Level Inputs w/ Internal Termination

The NB6LQ572 is a high performance differential 4:1 Clock/Data input multiplexer and a 1:2 LVPECL Clock / Data fanout buffer that operates up to 5 GHz / 6.5 Gbps respectively with a 2.5 V or 3.3 V power supply.

Each  $IN_x/IN_x$  input pair incorporates a fixed Equalizer Receiver, which when placed in series with a Clock / Data path, will enhance the degraded signal transmitted across an FR4 backplane or cable interconnect. For applications that do not require Equalization, consider the NB6L572, which is pin-compatible to the NB6LQ572.

The differential Clock / Data inputs have internal 50  $\Omega$  termination resistors and will accept differential LVPECL, CML, or LVDS logic levels. The NB6LQ572 incorporates a pair of Select pins that will choose one of four differential inputs and will produce two identical LVPECL output copies of Clock or Data. As such, the NB6LQ572 is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock/Data distribution applications.

The two differential LVPECL outputs will swing 750 mV when externally loaded and terminated with a 50  $\Omega$  resistor to  $V_{CC} - 2 V$  and are optimized for low skew and minimal jitter.

The NB6LQ572 is offered in a low profile 5x5 mm 32-pin QFN Pb-Free package. Application notes, models, and support documentation are available at [www.onsemi.com](http://www.onsemi.com).

The NB6LQ572 is a member of the ECLinPS MAX™ family of high performance clock products.


### Features

- Input Data Rate > 6.5 Gb/s Typical
- Data Dependent Jitter < 10 ps
- Maximum Input Clock Frequency > 5 GHz Typical
- Random Clock Jitter < 0.8ps RMS
- Fixed Input Equalization
- Low Skew 1:2 LVPECL Outputs, < 15 ps max
- 4:1 Multi-Level Mux Inputs, accepts LVPECL, CML LVDS
- 150ps Typical Propagation Delay
- 55ps Typical Rise and Fall Times
- Differential LVPECL Outputs, 800 mV peak-to-peak, typical
- Operating Range:  $V_{CC} = 2.375 V$  to 3.6 V
- Internal 50  $\Omega$  Input Termination Resistors
- $V_{REFAC}$  Reference Output
- QFN-32 Package, 5mm x 5mm
- -40°C to +85°C Ambient Operating Temperature
- These are Pb-Free Devices




ON Semiconductor®

<http://onsemi.com>



QFN32  
MN SUFFIX  
CASE 488AM

### MARKING DIAGRAM



A = Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
▪ = Pb-Free Package

(Note: Microdot may be in either location)

### ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.

# NB6LQ572




Figure 1. Simplified Block Diagram




Figure 2. Pinout: QFN-32 (Top View)

Table 1. Input Select Function Table

SEL1*	SEL0*	Clock / Data Input Selected
0	0	IN0 Input Selected
0	1	IN1 Input Selected
1	0	IN2 Input Selected
1	1	IN3 Input Selected

\*Defaults HIGH when left open.

## NB6LQ572

**Table 2. PIN DESCRIPTION**

Pin Number	Pin Name	I/O	Pin Description
1, 4 5, 8 25, 28 29, 32	IN0, $\overline{IN0}$ IN1, $\overline{IN1}$ IN2, $\overline{IN2}$ IN3, $\overline{IN3}$	LVPECL, CML, LVDS Input	Noninverted, Inverted, Differential Clock or Data Inputs
2, 6 26, 30	VT0, VT1 VT2, VT3		Internal 100 $\Omega$ Center-tapped Termination Pin for INx / $\overline{INx}$
15 18	SEL0 SEL1	LVTTTL/LVCMOS Input	Input Select pins, default HIGH when left open through a 94 k $\Omega$ pullup resistor. Input logic threshold is $V_{CC} / 2$ . See Select Function, Table 1.
14, 19	NC	–	No Connect
10, 13, 16 17, 20, 23	$V_{CC}$	–	Positive Supply Voltage.
11, 12 21, 22	$\overline{Q0}$ , Q0 $\overline{Q1}$ , Q1	LVPECL Output	Non-inverted, Inverted Differential Outputs.
9, 24	GND		Negative Supply Voltage
3 7 27 31	VREFAC0 VREFAC1 VREFAC2 VREFAC3	–	Output Voltage Reference for Capacitor-Coupled Inputs
–	EP	–	The Exposed Pad (EP) on the QFN-32 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to the die, and must be electrically connected to GND.

1. In the differential configuration when the input termination pins (VT0, VT1, VT2, VT3) are connected to a common termination voltage or left open, and if no signal is applied on INx/ $\overline{INx}$  input, then the device will be susceptible to self-oscillation.
2. All  $V_{CC}$  and GND pins must be externally connected to a power supply for proper operation.

# NB6LQ572

**Table 3. ATTRIBUTES**

Characteristics		Value
ESD Protection	Human Body Model Machine Model	> 2 kV > 200 V
R <sub>PU</sub> – SELx Input Pull-up Resistor		94 kΩ
Moisture Sensitivity (Note 3)	QFN-32	Level 1
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in
Transistor Count		221
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test		

3. For additional information, see Application Note AND8003/D.

**Table 4. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Power Supply	GND = 0 V		-0.5 to +4.0	V
V <sub>IN</sub>	Positive Input Voltage	GND = 0 V		-0.5 to V <sub>CC</sub> +0.5	V
V <sub>INPP</sub>	Differential Input Voltage  I <sub>N</sub> – I <sub>N</sub>			1.89	V
I <sub>OUT</sub>	LVPECL Output Current	Continuous Surge		50 100	mA
I <sub>IN</sub>	Input current Through RT (50 Ω resistor)			± 40	mA
I <sub>VREFAC</sub>	V <sub>REFAC</sub> Sink or Source Current			± 1.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
θ <sub>JA</sub>	Thermal Resistance (Junction-to-Ambient) (Note 4)	0 lfpm 500 lfpm	QFN-32 QFN-32	31 27	°C/W
θ <sub>JC</sub>	Thermal Resistance (Junction-to-Case) (Note 4)		QFN-32	12	°C/W
T <sub>sol</sub>	Wave Solder	≤ 20 sec		265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

4. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

# NB6LQ572

**Table 5. DC CHARACTERISTICS POSITIVE LVPECL OUTPUT**  $V_{CC} = 2.375 \text{ V to } 3.6 \text{ V}$ ,  $GND = 0 \text{ V}$ ,  $T_A = -40^\circ\text{C to } +85^\circ\text{C}$   
(Note 5)

Symbol	Characteristic	Min	Typ	Max	Unit
--------	----------------	-----	-----	-----	------

## POWER SUPPLY

$V_{CC}$	Power Supply Voltage	$V_{CC} = 2.5 \text{ V}$ $V_{CC} = 3.3 \text{ V}$	2.375 3.0	2.5 3.3	2.625 3.6	V
$I_{CC}$	Power Supply Current for $V_{CC}$ (Inputs and Outputs Open)			75	110	mA

## LVPECL OUTPUTS

$V_{OH}$	Output HIGH Voltage (Note 6)	$V_{CC} = 2.5 \text{ V}$ $V_{CC} = 3.3 \text{ V}$	$V_{CC} - 1145$ 1355 2155	$V_{CC} - 900$ 1600 2400	$V_{CC} - 800$ 1700 2500	mV
$V_{OL}$	Output LOW Voltage (Note 6)	$V_{CC} = 2.5 \text{ V}$ $V_{CC} = 3.3 \text{ V}$	$V_{CC} - 2000$ 500 1300	$V_{CC} - 1700$ 800 1600	$V_{CC} - 1500$ 1000 1800	mV

## DIFFERENTIAL CLOCK INPUTS DRIVEN SINGLE-ENDED (Note 7) (Figures 5 and 6)

$V_{IH}$	Single-ended Input HIGH Voltage		$V_{th} + 100$		$V_{CC}$	mV
$V_{IL}$	Single-ended Input LOW Voltage		GND		$V_{th} - 100$	mV
$V_{th}$	Input Threshold Reference Voltage Range (Note 8)		1100		$V_{CC} - 100$	mV
$V_{ISE}$	Single-ended Input Voltage ( $V_{IH} - V_{IL}$ )		200		1200	mV

## VREFAC

$V_{REFAC}$	Output Reference Voltage (100 $\mu\text{A}$ Load)		$V_{CC} - 1300$	$V_{CC} - 1100$	$V_{CC} - 900$	mV
-------------	---	--	-----------------	-----------------	----------------	----

## DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (Note 9) (Figures 7 and 8)

$V_{IHD}$	Differential Input HIGH Voltage ( $IN_x, \overline{IN}_x$ )		1200		$V_{CC}$	mV
$V_{ILD}$	Differential Input LOW Voltage ( $IN_x, \overline{IN}_x$ )		0		$V_{IHD} - 100$	mV
$V_{ID}$	Differential Input Voltage ( $IN_x, \overline{IN}_x$ ) ( $V_{IHD} - V_{ILD}$ )		100		1200	mV
$V_{CMR}$	Input Common Mode Range (Differential Configuration) (Note 10) (Figure 9)		1150		$V_{CC} - 50$	mV
$I_{IH}$	Input HIGH Current $IN_x/\overline{IN}_x$ ( $VT_x/\overline{VT}_x$ Open)		-150		150	$\mu\text{A}$
$I_{IL}$	Input LOW Current $IN_x/\overline{IN}_x$ ( $VT_x/\overline{VT}_x$ Open)		-150		150	$\mu\text{A}$

## CONTROL INPUT (SELx Pin)

$V_{IH}$	Input HIGH Voltage for Control Pin		2.0		$V_{CC}$	V
$V_{IL}$	Input LOW Voltage for Control Pin		GND		0.8	V
$I_{IH}$	Input HIGH Current		-150		150	$\mu\text{A}$
$I_{IL}$	Input LOW Current		-150		150	$\mu\text{A}$

## TERMINATION RESISTORS

$R_{TIN}$	Internal Input Termination Resistor (Measured from $IN_x$ to $VT_x$ )		45	50	55	$\Omega$
-----------	---	--	----	----	----	----------

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- Input and Output parameters vary 1:1 with  $V_{CC}$ .
- LVPECL outputs loaded with 50  $\Omega$  to  $V_{CC} - 2 \text{ V}$  for proper operation.
- $V_{th}$ ,  $V_{IH}$ ,  $V_{IL}$ , and  $V_{ISE}$  parameters must be complied with simultaneously.
- $V_{th}$  is applied to the complementary input when operating in single-ended mode.
- $V_{IHD}$ ,  $V_{ILD}$ ,  $V_{ID}$  and  $V_{CMR}$  parameters must be complied with simultaneously.
- $V_{CMR}$  min varies 1:1 with GND,  $V_{CMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{CMR}$  range is referenced to the most positive side of the differential input signal.


# NB6LQ572

**Table 6. AC CHARACTERISTICS**  $V_{CC} = 2.375\text{ V to }3.6\text{ V}$ ,  $GND = 0\text{ V}$ ,  $T_A = -40^\circ\text{C to }+85^\circ\text{C}$  (Note 11)

Symbol	Characteristic	Min	Typ	Max	Unit
$f_{MAX}$	Maximum Input Clock Frequency $V_{OUT} \geq 450\text{ mV}$	5	6		GHz
$f_{DATAMAX}$	Maximum Operating Data Rate NRZ, (PRBS23)	6.5	8		Gbps
$f_{SEL}$	Maximum Toggle Frequency, SELx	4	10		MHz
$V_{OUTPP}$	Output Voltage Amplitude (@ $V_{INPPmin}$ ) $f_{in} \leq 5\text{ GHz}$ (Note 11) (Figures 3 and 10)	450	800		mV
$t_{PLH}$ , $t_{PHL}$	Propagation Delay to Differential Outputs Measured at Differential Crosspoint $INx/\overline{INx}$ to $Qx/\overline{Qx}$ @1 GHz @ 50 MHz SELn to $Qx$	100	175 5	250 10	ps ns
$t_{PD\ Tempco}$	Differential Propagation Delay Temperature Coefficient		100		$\Delta fs/^\circ C$
tskew	Output – Output skew (within device) (Note 13) Device – Device skew ( $t_{pdmax} - t_{pdmin}$ )		0 30	15 100	ps
$t_{DC}$	Output Clock Duty Cycle (Reference Duty Cycle = 50%) $f_{in} = 1\text{ GHz}$	45	50	55	%
$\Phi_N$	Phase Noise, $f_{in} = 1\text{ GHz}$ 10 kHz 100 kHz 1 MHz 10 MHz 20 MHz		-134 -136 -149 -150 -150		dBc
$t_{J\Phi N}$	Integrated Phase Jitter (Figure 1) $f_{in} = 1\text{ GHz}$ , 12 kHz – 20 MHz Offset (RMS)		35		fs
$t_{JITTER}$	Random Clock Jitter, RJ(RMS), (Note 14) Deterministic Jitter, DJ (Note 15) Crosstalk Induced Jitter (Adjacent Channel) (Note 16)		0.2	0.8 10	ps psRMS
$V_{INPP}$	Input Voltage Swing (Differential Configuration) (Note 17)	100		1200	mV
$t_r$ , $t_f$	Output Rise/Fall Times @ 1 GHz; (20% – 80%), $Qx$ , $\overline{Qx}$	25	50	75	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

11. Measured using a  $V_{INPPmin}$  source, 50% duty cycle clock source. All output loading with external  $50\ \Omega$  to  $V_{CC} - 2\text{ V}$ . Input edge rates 40 ps (20% – 80%).
12. Output voltage swing is a single-ended measurement operating in differential mode.
13. Skew is measured between outputs under identical transitions and conditions. Duty cycle skew is defined only for differential operation when the delays are measured from cross-point of the inputs to the cross-point of the outputs.
14. Additive RMS jitter with 50% duty cycle clock signal.
15. Additive Peak-to-Peak data dependent jitter with input NRZ data at PRBS23.
16. Crosstalk is measured at the output while applying two similar clock frequencies that are asynchronous with respect to each other at the inputs.
17. Input voltage swing is a single-ended measurement operating in differential mode.



**Figure 3. Clock Output Voltage Amplitude ( $V_{OUTPP}$ ) vs. Input Frequency ( $f_{in}$ ) at Ambient Temperature (Typical)**




Figure 4. Input Structure




Figure 5. Differential Input Driven Single-Ended




Figure 6.  $V_{th}$  Diagram




Figure 7. Differential Inputs Driven Differentially




Figure 8. Differential Inputs Driven Differentially




Figure 9.  $V_{CMR}$  Diagram




Figure 10. AC Reference Measurement




Figure 11. SELx to Qx Timing Diagram

# NB6LQ572




Figure 12. LVPECL Interface




Figure 13. LVDS Interface




Figure 14. Standard 50  $\Omega$  Load CML Interface




Figure 15. Capacitor-Coupled Differential Interface ( $V_T$  Connected to External  $V_{REFAC}$ )

\* $V_{REFAC}$  bypassed to ground with a 0.01  $\mu F$  capacitor.




Figure 16. Typical Termination for Output Driver and Device Evaluation  
(See Application Note AND8020/D – Termination of ECL Logic Devices)



# NB6LQ572




Figure 17. Typical NB6LQ572 Equalizer Application and Interconnect with PRBS23 Pattern at 6.5 Gbps

## DEVICE ORDERING INFORMATION


Device	Package	Shipping <sup>†</sup>
NB6LQ572MNG	QFN-32 (Pb-Free)	74 Units / Rail
NB6LQ572MNR4G	QFN-32 (Pb-Free)	1000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# NB6LQ572

## PACKAGE DIMENSIONS

QFN32 5\*5\*1 0.5 P  
CASE 488AM-01  
ISSUE O




### NOTES:

1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM TERMINAL
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

MILLIMETERS			
DIM	MIN	NOM	MAX
A	0.800	0.900	1.000
A1	0.000	0.025	0.050
A3	0.200 REF		
b	0.180	0.250	0.300
D	5.00 BSC		
D2	2.950	3.100	3.250
E	5.00 BSC		
E2	2.950	3.100	3.250
e	0.500 BSC		
K	0.200	---	---
L	0.300	0.400	0.500

### SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

**LITERATURE FULFILLMENT:**  
Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
Email: orderlit@onsemi.com

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5773-3850

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)  
**Order Literature:** <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative

NB6LQ572/D