# 1.8V/2.5V/3.3V 8GHz / 14Gbps Differential 1:4 Clock / Data CML Fanout Buffer w/ Selectable Input Equalizer

## Multi-Level Inputs w/ Internal Termination

## Description

The NB7VQ14M is a high performance differential 1:4 CML fanout buffer with a selectable Equalizer receiver. When placed in series with a Clock /Data path operating up to 8 GHz or 14 Gb/s, respectively, the NB7VQ14M inputs will compensate the degraded signal transmitted across a FR4 PCB backplane or cable interconnect and output four identical CML copies of the input signal with a 1.8 V, 2.5 V or 3.3 V power supply. Therefore, the serial data rate is increased by reducing Inter-Symbol Interference (ISI) caused by losses in copper interconnect or long cables. The EQualizer ENable pin (EQEN) allows the IN/IN inputs to either flow through or bypass the Equalizer section. Control of the Equalizer function is realized by setting EQEN; When EQEN is set Low, the  $IN/\overline{IN}$  inputs bypass the Equalizer. When EQEN is set High, the IN/IN inputs flow through the Equalizer. The default state at start-up is LOW. As such, NB7VQ14M is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock/Data distribution applications.

The differential inputs incorporate internal 50  $\Omega$  termination resistors that are accessed through the VT pin. This feature allows the NB7VQ14M to accept various logic level standards, such as LVPECL, CML or LVDS. The 1:4 fanout design was optimized for low output skew applications.

The NB7VQ14M is a member of the GigaComm<sup>™</sup> family of high performance clock products.

#### **Features**

- Input Data Rate > 14 Gb/s, Typical
- Input Clock Frequency > 8 GHz, Typical
- 165 ps Typical Propagation Delay
- 30 ps Typical Rise and Fall Times
- < 15 ps Maximum Output Skew
- < 0.8 ps Maximum RMS Clock Jitter
- < 10 ps pp of Data Dependent Jitter
- Differential CML Outputs, 400 mV Peak-to-Peak, Typical
- Selectable Input Equalization
- Operating Range:  $V_{CC} = 1.71 \text{ V}$  to 3.6 V with GND = 0 V
- Internal Input Termination Resistors, 50  $\Omega$
- -40°C to +85°C Ambient Operating Temperature
- These are Pb-Free Devices




## ON Semiconductor®

http://onsemi.com

## MARKING DIAGRAM\*



QFN-16 MN SUFFIX CASE 485G




A = Assembly Location

L = Wafer Lot Y = Year W = Work Week • = Pb-Free Package

(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note AND8002/D.

#### SIMPLIFIED BLOCK DIAGRAM



#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.





Figure 1. Detailed Block Diagram of NB7VQ14M



**Table 1. EQUALIZER ENABLE FUNCTION** 

| EQEN   | Function |  |  |  |
|--|----------|--|--|--|
| 0 IN / IN Inputs By-pass the Equalizer section |          |  |  |  |
| Inputs flow through the Equalizer              |          |  |  |  |

Figure 2. QFN-16 Pinout (Top View)

#### **Table 2. PIN DESCRIPTION**

| Pin | Name           | I/O                        | Description   |
|-----|----------------|----------------------------|---|
| 1   | IN             | LVPECL, CML,<br>LVDS Input | Non-inverted Differential Input. Note 1.  |
| 2   | VT             |                            | Internal 100 $\Omega$ Center–tapped Termination Pin for IN / $\overline{\text{IN}}$   |
| 3   | VREFAC         |                            | Output Voltage Reference for Capacitor-Coupled Inputs, only   |
| 4   | ĪN             | LVPECL, CML,<br>LVDS Input | Inverted Differential Input. Note 1.  |
| 5   | EQEN           | LVCMOS Input               | Equalizer Enable Input; pin will default LOW when left open (has internal pull-down resistor)   |
| 6   | <del>Q</del> 3 | CML Output                 | Inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to V <sub>CC</sub> .   |
| 7   | Q3             | CML Output                 | Non-inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to V <sub>CC</sub> .   |
| 8   | VCC            | -                          | Positive Supply Voltage   |
| 9   | Q2             | CML Output                 | Inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to V <sub>CC</sub> .   |
| 10  | Q2             | CML Output                 | Non-inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to V <sub>CC</sub> .   |
| 11  | Q1             | CML Output                 | Inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to V <sub>CC</sub> .   |
| 12  | Q1             | CML Output                 | Non-inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to V <sub>CC</sub> .   |
| 13  | VCC            | -                          | Positive Supply Voltage   |
| 14  | <del>Q</del> 0 | CML Output                 | Inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to V <sub>CC</sub> .   |
| 15  | Q0             | CML Output                 | Non-inverted Differential Output. Typically Terminated with 50 $\Omega$ Resistor to V <sub>CC</sub> .   |
| 16  | GND            | -                          | Negative Supply Voltage   |
| =   | EP             | -                          | The Exposed Pad (EP) on the QFN-16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to the die, and must be electrically and thermally connected to GND on the PC board. |

<sup>1.</sup> In the differential configuration when the input termination pin (VT) is connected to a common termination voltage or left open, and if no signal is applied on IN / IN input, then, the device will be susceptible to self–oscillation.

<sup>2.</sup> All VCC and GND pins must be externally connected to a power supply for proper operation.

**Table 3. ATTRIBUTES** 

| Characterist   | Value                             |                      |  |  |
|--|-----------------------------------|----------------------|--|--|
| ESD Protection   | Human Body Model<br>Machine Model | > 2 kV<br>> 200V     |  |  |
| R <sub>PD</sub> – EQEN Input Pulldown Resistor         |                                   | 75 kΩ                |  |  |
| Moisture Sensitivity (Note 3)                          | 16-QFN                            | Level 1              |  |  |
| Flammability Rating                                    | Oxygen Index: 28 to 34            | UL 94 V-0 @ 0.125 in |  |  |
| Transistor Count                                       |                                   | 210                  |  |  |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test |                                   |                      |  |  |

<sup>3.</sup> For additional information, see Application Note AND8003/D.

**Table 4. MAXIMUM RATINGS** 

| Symbol               | Parameter  | Condition 1        | Condition 2      | Rating                        | Unit |
|----------------------|--|--------------------|------------------|-------------------------------|------|
| V <sub>CC</sub>      | Positive Power Supply - Core                                 | GND = 0 V          |                  | 4.0                           | V    |
| V <sub>IO</sub>      | Positive Input/Output Voltage                                | GND = 0 V          |                  | -0.5 to V <sub>CC</sub> + 0.5 | V    |
| V <sub>INPP</sub>    | Differential Input Voltage  IN - IN                          |                    |                  | 1.89                          | V    |
| I <sub>IN</sub>      | Input Current Through R <sub>T</sub> (50 $\Omega$ Resistor)  |                    |                  | ± 40                          | mA   |
| I <sub>OUT</sub>     | Output Current Through R <sub>T</sub> (50 $\Omega$ Resistor) |                    |                  | ± 40                          | mA   |
| I <sub>VFREFAC</sub> | VREFAC Sink/Source Current                                   |                    |                  | ±1.5                          | mA   |
| T <sub>A</sub>       | Operating Temperature Range                                  | 16 QFN             |                  | -40 to +85                    | °C   |
| T <sub>stg</sub>     | Storage Temperature Range                                    |                    |                  | -65 to +150                   | °C   |
| $\theta_{\sf JA}$    | Thermal Resistance (Junction-to-Ambient) (Note 4)            | 0 lfpm<br>500 lfpm | 16 QFN<br>16 QFN | 42<br>35                      | °C/W |
| $\theta_{JC}$        | Thermal Resistance (Junction-to-Case) (Note 4)               |                    | 16 QFN           | 4                             | °C/W |
| T <sub>sol</sub>     | Wave Solder Pb-Free  |                    |                  | 265                           | °C   |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

<sup>4.</sup> JEDEC standard multilayer board - 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 5. DC CHARACTERISTICS, MULTI-LEVEL INPUTS  $V_{CC} = 1.71 \text{ V to } 3.6 \text{ V}$ ; GND = 0 V;

| Symbol             | Characteristic  |  | Min   | Tyrn  | Mov   | Heit |
|--------------------|---|--|---|---|---|------|
| Symbol             | Characteristic  |  | Min   | Тур   | Max   | Unit |
|                    | SUPPLY CURRENT  |  |   |   |   |      |
| V <sub>CC</sub>    | Power Supply Voltage  | $V_{CC} = 3.3 \text{ V}$<br>$V_{CC} = 2.5 \text{ V}$<br>$V_{CC} = 1.8 \text{ V}$ | 3.135<br>2.375<br>1.71                        | 3.3<br>2.5<br>1.8                             | 3.6<br>2.625<br>1.89                          | V    |
| I <sub>CC</sub>    | Power Supply Current (Inputs and Outputs Open)                            |  |   | 170   | 210   | mA   |
| CML OUT            | PUTS (Note 6)   |  |   | •   | •   |      |
| V <sub>OH</sub>    | Output HIGH Voltage   | V <sub>CC</sub> = 3.3 V<br>V <sub>CC</sub> = 2.5 V<br>V <sub>CC</sub> = 1.8 V    | V <sub>CC</sub> – 30<br>3270<br>2470<br>1770  | V <sub>CC</sub> – 5<br>3295<br>2495<br>1795   | V <sub>CC</sub><br>3300<br>2500<br>1800       | mV   |
| V <sub>OL</sub>    | Output LOW Voltage  | V <sub>CC</sub> = 3.3 V<br>V <sub>CC</sub> = 2.5 V<br>V <sub>CC</sub> = 1.8 V    | V <sub>CC</sub> - 525<br>2775<br>1975<br>1275 | V <sub>CC</sub> – 425<br>2875<br>2075<br>1375 | V <sub>CC</sub> - 325<br>2975<br>2175<br>1475 | mV   |
| DIFFERE            | NTIAL INPUT DRIVEN SINGLE-ENDED (see Figures 5 a                          | and 7) (Note 7)  |   |   |   |      |
| V <sub>IH</sub>    | Single-ended Input HIGH Voltage   |  | V <sub>th</sub> + 100                         |   | V <sub>CC</sub>                               | mV   |
| V <sub>IL</sub>    | Single-ended Input LOW Voltage  |  | GND   |   | V <sub>th</sub> -100                          | mV   |
| V <sub>th</sub>    | Input Threshold Reference Voltage Range (Note 8)                          |  | 1050  |   | V <sub>CC</sub> - 100                         | mV   |
| V <sub>ISE</sub>   | Single-ended Input Voltage Amplitude (V <sub>IH</sub> - V <sub>IL</sub> ) |  |   |   | 2800  | mV   |
| VREFAC             |   |  |   |   |   |      |
| V <sub>REFAC</sub> | Output Reference Voltage @ 100 μA for capacitor – coonly (Note 9)         | V <sub>CC</sub> – 650<br>2650<br>1850<br>1150                                    | V <sub>CC</sub> - 500<br>2800<br>2000<br>1300 | V <sub>CC</sub> – 350<br>2950<br>2150<br>1450 | mV  |      |
| DIFFERE            | NTIAL INPUTS DRIVEN DIFFERENTIALLY (see Figures                           | 6 and 8) (Note 9)  |   | <u>.                                    </u>  |   |      |
| V <sub>IHD</sub>   | Differential Input HIGH Voltage   |  | 1200  |   | V <sub>CC</sub>                               | mV   |
| V <sub>ILD</sub>   | Differential Input LOW Voltage  |  | 0   |   | V <sub>IHD</sub> – 100                        | mV   |
| V <sub>ID</sub>    | Differential Input Voltage (V <sub>IHD</sub> - V <sub>ILD</sub> )         |  | 100   |   | 1200  | mV   |
| V <sub>CMR</sub>   | Input Common Mode Range (Differential Configuration (Figure 9)            | ) (Note 10)  | 1050  |   | V <sub>CC</sub> – 50                          | mV   |
| I <sub>IH</sub>    | Input HIGH Current IN / ĪN, (VT Open)                                     |  | -150  |   | 150   | μΑ   |
| I <sub>IL</sub>    | Input LOW Current IN / IN, (VT Open)                                      |  | -150  |   | 150   | μΑ   |
| CONTRO             | LINPUTS (EQEN)  |  |   |   |   |      |
| V <sub>IH</sub>    | Input HIGH Voltage for Control Pins                                       |  | V <sub>CC</sub> x 0.65                        |   | V <sub>CC</sub>                               | V    |
| V <sub>IL</sub>    | Input LOW Voltage for Control Pins  |  | GND   |   | V <sub>CC</sub> x 0.35                        | V    |
| I <sub>IH</sub>    | Input HIGH Current  |  | -150  |   | 150   | μΑ   |
| I <sub>IL</sub>    | Input LOW Current   |  | -150  |   | 150   | μΑ   |
| TERMINA            | TION RESISTORS  |  |   |   |   |      |
| R <sub>TIN</sub>   | Internal Input Termination Resistor                                       |  | 45  | 50  | 55  | Ω    |
| R <sub>TOUT</sub>  | Internal Output Termination Resistor                                      |  | 45  | 50  | 55  | Ω    |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. Input and output parameters vary 1:1 with V<sub>CC</sub>.
- 6. CML outputs loaded with 50  $\Omega$  to  $V_{CC}$  for proper operation.
- 7.  $V_{th}$ ,  $V_{IH}$ ,  $V_{IL}$ , and  $V_{ISE}$  parameters must be complied with simultaneously.
- 8. V<sub>th</sub> is applied to the complementary input when operating in single-ended mode.
- 9. V<sub>IHD</sub>, V<sub>ILD</sub>, V<sub>ID</sub> and V<sub>CMR</sub> parameters must be complied with simultaneously.
- 10. V<sub>CMR</sub> min varies 1:1 with GND, V<sub>CMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>CMR</sub> range is referenced to the crosspoint side of the differential input signal.

Table 6. AC CHARACTERISTICS  $V_{CC}$  = 1.71 V to 3.6 V; GND = 0 V;  $T_A$  = -40°C to 85°C (Note 11)

| Symbol                                 | Characteristic   | Min | Тур                                  | Max             | Unit                     |
|--|--|-----|--------------------------------------|-----------------|--------------------------|
| f <sub>MAX</sub>                       | $\mbox{Maximum Input Clock Frequency;} \qquad \qquad \mbox{V}_{\mbox{OUT}}  \geq  200 \; \mbox{mV}$  | 7   | 8.5                                  |                 | GHz                      |
| f <sub>DATAMAX</sub>                   | Maximum Operating Data Rate NRZ, (PRBS23)  | 10  | 14                                   |                 | Gbps                     |
| V <sub>OUTPP</sub>                     | Output Voltage Amplitude, EQEN = 0 or 1 (Note 15) $f_{in} \leq 7 GHz \label{eq:fin}$ (See Figure 10)   | 200 | 400                                  |                 | mV                       |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Propagation Delay IN to Q <sub>x</sub>   | 125 | 175                                  | 225             | ps                       |
| t <sub>SKEW</sub>                      | Duty Cycle Skew (Note 12) Output – Output Within Device Skew Device to Device Skew   |     | 3                                    | 15<br>15<br>50  | ps                       |
| t <sub>DC</sub>                        | Output Clock Duty Cycle (Reference Duty Cycle = 50%) $f_{in} \le 7GHz$   | 40  | 50                                   | 60              | %                        |
| $\Phi_{N}$                             | Phase Noise, fin = 1 GHz  10 kHz 100 kHz 1 MHz 10 MHz 20 MHz 40 MHz  |     | -134<br>-136<br>-150<br>-151<br>-151 |                 | dBc                      |
| $t_{f\Phi N}$                          | Integrated Phase Jitter f <sub>in</sub> = 1 GHz, 12 kHz - 20 MHz<br>Offset (RMS)   |     | 35                                   |                 | fs                       |
| <sup>t</sup> JITTER                    | RMS Random Clock Jitter (Note 13) $f_{in} \leq 7 \text{ GHz}$ $Peak-to-Peak \text{ Data Dependent Jitter (Note 14)}$ $f_{IN} \leq 14 \text{ Gbps EQEN} = 0  (\leq 3\text{''} \text{ FR4})$ $f_{IN} \leq 10 \text{ Gbps EQEN} = 1  (12\text{''} \text{ FR4})$ |     | 0.2                                  | 0.8<br>10<br>10 | ps rms ps pk-pk ps pk-pk |
| V <sub>INPP</sub>                      | Input Voltage Swing/Sensitivity (Differential Configuration) (Note 15)   | 100 |                                      | 1200            | mV                       |
| t <sub>r</sub><br>t <sub>f</sub>       | Output Rise/Fall Times @ 1.0 GHz Qx, Qx (20% – 80%)  | 15  | 30                                   | 45              | ps                       |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

<sup>15.</sup> Input and output voltage swings are single-ended measurements operating in a differential mode.




Figure 3. CLOCK Output Voltage Amplitude ( $V_{OUTPP}$ ) vs. Input Frequency ( $f_{in}$ ) at Ambient Temperature (Typical)

<sup>11.</sup> Measured by forcing V<sub>INPP</sub> 400mV from a 50% duty cycle clock source. All loading with an external R<sub>L</sub> = 50 Ω to V<sub>CC</sub>. Input edge rates 40 ps (20% – 80%).

<sup>12.</sup> Skew is measured between outputs under identical transitions and conditions @ 0.5 GHz. Duty cycle skew is measured between differential outputs using the deviations of the sum of Tpw- and Tpw+ @ 0.5 GHz.

<sup>13.</sup> Additive RMS jitter with 50% duty cycle clock signal.

<sup>14.</sup> Additive peak-to-peak data dependent jitter with input NRZ data at PRBS23.




Figure 4. Input Structure




Figure 5. Differential Input Driven Single-Ended




Figure 6. Differential Inputs Driven Differentially




Figure 7. V<sub>th</sub> Diagram




Figure 8. Differential Inputs Driven Differentially




Figure 9. V<sub>CMR</sub> Diagram





Figure 10. AC Reference Measurement








Figure 12. LVDS Interface




Figure 13. Standard 50  $\Omega$  Load CML Interface




Figure 14. Capacitor–Coupled Differential Interface (V<sub>T</sub> Connected to V<sub>REFAC</sub>)

\*V\_REFAC bypassed to ground with a 0.01  $\mu\text{F}$  capacitor




Figure 15. Capacitor-Coupled Single-Ended Interface (V<sub>T</sub> Connected to V<sub>REFAC</sub>)




Figure 16. Typical CML Output Structure and Termination




Figure 17. Typical NB7VQ14M Equalizer Application and Interconnect with PRBS23 pattern at 6.5 Gbps, EQEN = 1

## **ORDERING INFORMATION**

| Device         | Package             | Shipping <sup>†</sup> |
|----------------|---------------------|-----------------------|
| NB7VQ14MMNG    | QFN-16<br>(Pb-Free) | 123 Units / Rail      |
| NB7VQ14MMNHTBG | QFN-16<br>(Pb-Free) | 100 / Tape & Reel     |
| NB7VQ14MMNTXG  | QFN-16<br>(Pb-Free) | 3000 / Tape & Reel    |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

GigaComm is a trademark of Semiconductor Components Industries, LLC (SCILLC).

**DETAIL A** 

16


**BOTTOM VIEW** 

е

e/2

16X I

16X K



**E2** 

0.10 Ф

0.05 С NOTE 3

CAB

16X b

#### **DATE 22 JUN 2011**

#### NOTES:

- ANTES.

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: MILLIMETERS.
- CONTROLLING DIMENSION: MILLIMETERS. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. 3.

|            | MILLIMETERS |                |      |  |  |  |
|------------|-------------|----------------|------|--|--|--|
| DIM        | MIN         | NOM            | MAX  |  |  |  |
| Α          | 0.80        | 0.90           | 1.00 |  |  |  |
| <b>A</b> 1 | 0.00        | 0.03           | 0.05 |  |  |  |
| А3         | 0           | .20 REF        |      |  |  |  |
| b          | 0.18        | 0.18 0.24 0.30 |      |  |  |  |
| D          | 3           | .00 BSC        | )    |  |  |  |
| D2         | 1.65        | 1.85           |      |  |  |  |
| Е          | 3           | .00 BSC        | )    |  |  |  |
| E2         | 1.65        | 1.75           | 1.85 |  |  |  |
| е          | 0.50 BSC    |                |      |  |  |  |
| Κ          | 0.18 TYP    |                |      |  |  |  |
| L          | 0.30        | 0.40           | 0.50 |  |  |  |
| L1         | 0.00        | 0.08           | 0.15 |  |  |  |

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code

= Assembly Location


L = Wafer Lot = Year

W = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present.

#### RECOMMENDED **SOLDERING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| DOCUMENT NUMBER: | 98AON04795D              | Electronic versions are uncontrolled except when accessed directly from the Document Reposito<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |  |
|------------------|--------------------------|--|-------------|--|--|
| DESCRIPTION:     | QFN16, 3X3 MM, 0.5 PITCH |  | PAGE 1 OF 1 |  |  |

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthnotized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com **TECHNICAL SUPPORT** 

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910

ON Semiconductor Website: www.onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

For additional information, please contact your local Sales Representative