

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or unavteries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and

March 1998 Revised October 2004

74VCX16601 Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

General Description

FAIRCHILD

SEMICONDUCTOR

The VCX16601 is an 18-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH-to-LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB. When OEAB is LOW, the outputs are active. When \overline{OEAB} is HIGH, the outputs are in the high-impedance state.

 $\underline{\text{Data}}$ flow for B to A is similar to that of A to B but uses $\overline{\text{OEBA}},$ LEBA, CLKBA and $\overline{\text{CLKENBA}}.$

The VCX16601 is designed for low voltage (1.4V to 3.6V) V_{CC} applications with I/O capability up to 3.6V.

The VCX16601 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.4V to 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
 t_{PD} (A to B, B to A)

2.9 ns max for 3.0V to 3.6V V_{CC}

- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Static Drive (I_{OH}/I_{OL}) ±24 mA @ 3.0V V_{CC}
- Uses proprietary noise/EMI reduction circuitry
- Latchup performance exceeds 300 mA
- ESD performance:
- Human body model > 2000V
 - Machine model >200V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

Note 1: To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74VCX16601GX (Note 2)	BGA54A (Preliminary)	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74VCX16601MTD (Note 3)	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: BGA package available in Tape and Reel only.

Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

© 2004 Fairchild Semiconductor Corporation DS500126

74VCX16601

Connection Diagrams

Pin A	ssignment f	or T	SSOP
OEAB -		56	CLKENAE
LEAB —	2	55	- CLKAB
A1 -	3	54	— B ₁
GND —	4	53	- GND
A2 -	5	52	— в ₂
A3 —	6	51	— в ₃
v _{cc} —	7	50	-v _{cc}
A ₄ —	8	49	— B ₄
A ₅ —	9	48	— В ₅
A ₆ —	10	47	— В ₆
GND —	11	46	- GND
A ₇ —	12	45	— В ₇
A ₈ —	13	44	— В ₈
A ₉ —	14	43	— В ₉
A ₁₀ —	15	42	— B ₁₀
A ₁₁ -	16	4 1	— B ₁₁
A ₁₂ —	17	40	— В ₁₂
GND —	18	39	- GND
A ₁₃ —	19	38	— В ₁₃
A ₁₄ —	20	37	— ^в 1 4
A ₁₅ —	21	36	— В ₁₅
v _{cc} —	22	35	-v _{cc}
A ₁₆ —	23	34	— B ₁₆
A ₁₇ -	24	33	— В ₁₇
GND —	25	32	— GND
A ₁₈ —	26	31	- B ₁₈
OEBA -	27	30	- CLKBA
LEBA —	28	29	- CLKENBA
			I

Pin Assignment for FBGA

	1	2	з	4	5	6
<	0	0	0	0	0	0
в		Õ				
υ	Ó	Ò	Ó	Ó	Ò	0
۵	0	0	0	0	0	0
ш	0	0	0	0	0	0
ш	0	0	0	0	0	0
Q	0	0	0	0	0	0
т	0	0	0	0	0	0
7	0	0	0	0	0	0

(Top Thru View)

Pin Descriptions

Pin Names	Description
OEAB, OEBA	Output Enable Inputs (Active LOW)
LEAB, LEBA	Latch Enable Inputs
CLKAB, CLKBA	Clock Inputs
CLKENAB, CLKENBA	Clock Enable Inputs
A ₁ -A ₁₈	Side A Inputs or 3-STATE Outputs
B ₁ -B ₁₈	Side B Inputs or 3-STATE Outputs

FBGA Pin Assignments

	1	2	3	4	5	6
Α	A ₂	A ₁	OEAB	CLKENAB	B ₁	B ₂
В	A ₄	A ₃	LEAB	CLKAB	B ₃	B ₄
С	A ₆	A ₅	V _{CC}	V _{CC}	В ₅	B ₆
D	A ₈	A ₇	GND	GND	B ₇	B ₈
E	A ₁₀	A ₉	GND	GND	B ₉	B ₁₀
F	A ₁₂	A ₁₁	GND	GND	B ₁₁	B ₁₂
G	A ₁₄	A ₁₃	V _{CC}	V _{CC}	B ₁₃	B ₁₄
Н	A ₁₆	A ₁₅	OEBA	CLKBA	B ₁₅	B ₁₆
J	A ₁₇	A ₁₈	LEBA	CLKENBA	B ₁₈	B ₁₇

Truth Table

(Note 4)

	Inp	uts			Outputs
CLKENAB	OEAB	LEAB	CLKAB	A _n	B _n
Х	Н	Х	х	Х	Z
х	L	н	х	L	L
Х	L	н	х	н	н
н	L	L	х	Х	B ₀ (Note 5)
н	L	L	х	Х	B ₀ (Note 5)
L	L	L	\uparrow	L	L
L	L	L	\uparrow	н	н
L	L	L	L	Х	B ₀ (Note 5)
L	L	L	н	Х	B ₀ (Note 6)

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial (HIGH or LOW, inputs may not float) Z = High Impedance

Note 4: A-to-B data flow is shown; B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA, CLKBA, and $\overline{\text{CLKENBA}}$.

Note 5: Output level before the indicated steady-state input conditions were established.

Note 6: Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.



Absolute Maximum Ratings(Note 7)

		Co
Supply Voltage (V _{CC})	-0.5V to +4.6V	00
DC Input Voltage (VI)	-0.5V to +4.6V	Pov
Output Voltage (V _O)		C
Outputs 3-Stated	-0.5V to +4.6V	Inp
Outputs Active (Note 8)	–0.5 to $V_{CC}^{} + 0.5 \text{V}$	Out
DC Input Diode Current (I _{IK}) $V_I < 0V$	–50 mA	C
DC Output Diode Current (I _{OK})		C
V _O < 0V	–50 mA	Out
$V_{O} > V_{CC}$	+50 mA	V
DC Output Source/Sink Current		V
(I _{OH} /I _{OL})	±50 mA	V
DC V _{CC} or Ground Current per		V
Supply Pin (I _{CC} or Ground)	±100 mA	Fre
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	Min

Recommended Operatin Conditions (Note 9)	Ig
Power Supply	
Operating	1.4V to 3.6V
Input Voltage	-0.3V to 3.6V
Output Voltage (V _O)	
Output in Active States	0V to V _{CC}
Output in 3-STATE	0.0V to 3.6V
Output Current in I _{OH} /I _{OL}	
$V_{CC} = 3.0V$ to 3.6V	±24 mA
$V_{CC} = 2.3V$ to 2.7V	±18 mA
V _{CC} = 1.65V to 2.3V	±6 mA
$V_{CC} = 1.4V$ to 1.6V	±2 mA
Free Air Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ($\Delta t/\Delta V$)	
$V_{\text{IN}} = 0.8 \text{V}$ to 2.0V, $V_{\text{CC}} = 3.0 \text{V}$	10 ns/V

Note 7: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 8: I_{O} Absolute Maximum Rating must be observed.

Note 9: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	v _{cc} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		.,
			1.65 - 2.3	0.65 x V _{CC}		V
			1.4 - 1.6	0.65 x V _{CC}		
V _{IL}	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	
		1.65 - 2.3		0.35 - V _{CC}	V	
			1.4 - 1.6		0.35 - V _{CC}	
V _{OH} HIGH	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		I _{OH} = -18 mA	3.0	2.4		
		I _{OH} = -24 mA	3.0	2.2		
		$I_{OH} = -100 \ \mu A$	2.3 - 2.7	V _{CC} - 0.2		
		I _{OH} = -6 mA	2.3	2.0		v
		I _{OH} = -12 mA	2.3	1.8		v
		I _{OH} = -18 mA	2.3	1.7		
		$I_{OH} = -100 \ \mu A$	1.65 - 2.3	V _{CC} - 0.2		
		I _{OH} = -6 mA	1.65	1.25		
		$I_{OH} = -100 \ \mu A$	1.4 - 1.6	V _{CC} - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
/ _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7 - 3.6		0.2	
		I _{OL} = 12 mA	2.7		0.4	
		I _{OL} = 18 mA	3.0		0.4	
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	
		I _{OL} = 100 μA	2.3 - 2.7		0.2	
		I _{OL} = 12 mA	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	
		I _{OL} = 100 μA	1.65 - 2.3		0.2	
		I _{OL} = 6 mA	1.65		0.3	
		I _{OL} = 100 μA	1.4 - 1.6		0.2	
		$I_{OL} = 2 \text{ mA}$	1.4		0.35	
I _I	Input Leakage Current	$0V \le V_I \le 3.6V$	2.7 - 3.6		±5.0	μΑ
oz	3-STATE Output Leakage	$0V \le V_O \le 3.6V$	1.4 - 3.6		±10.0	
		$V_I = V_{IH} \text{ or } V_{IL}$	1.4 - 3.0		±10.0	μA
OFF	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10.0	μΑ
cc	Quiescent Supply Current	V _I = V _{CC} or GND	1.4 - 3.6		20.0	
		$V_{CC} \le (V_I, V_O) \le 3.6V$ (Note 10)	1.4 - 3.6		±20.0	μA
Δl _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μΑ

Note 10: Outputs disabled or 3-STATE only.

			V _{CC}	$T_A = -40^{\circ}C \text{ to } + 85^{\circ}C$			Figure
Symbol	Parameter	Conditions	(V)	Min	Max	Units	Numbe
f _{MAX}	Maximum Clock Frequency	C _L = 30 pF	3.3 ± 0.3	250			
			2.5 ± 0.2	200			
			1.8 ± 0.15	100		MHz	
		C _L = 15 pF	1.5 ± 0.1	80.0			
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	2.9		
t _{PLH}	Bus-to-Bus		2.5 ± 0.2	1.0	3.5		Figures 2
			1.8 ± 0.15	1.5	7.0	ns	-
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	14.0		Figures 8
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.5		
t _{PLH}	Clock-to-Bus		2.5 ± 0.2	1.0	4.4		Figures 2
			1.8 ± 0.15	1.5	8.8	ns	2
		$C_L = 15 \text{ pF}, \text{ R}_L = 500\Omega$	1.5 ± 0.1	1.0	17.6		Figures 8
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.5		
t _{PLH}	LE-to-Bus		2.5 ± 0.2	1.0	4.4		Figures 2
			1.8 ± 0.15	1.5	8.8	ns	-
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	1.0	17.6		Figure: 8
t _{PZL}	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.8		
t _{PZH}			2.5 ± 0.2	1.0	4.9		Figures 3, 4
			1.8 ± 0.15	1.5	9.8	ns	0, 4
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figures 9, 10
t _{PLZ}	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.7		
t _{PHZ}			2.5 ± 0.2	1.0	4.2		Figures 3, 4
			1.8 ± 0.15	1.5	7.6	ns	- /
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	15.2		Figures 9, 10
t _S	Setup Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.5			
			2.5 ± 0.2	1.5		ns	Figure
			1.8 ± 0.15	2.5			g.
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	3.0			
t _H	Hold Time	$C_L = 30 \text{ pF}, \text{ R}_L = 500\Omega$	3.3 ± 0.3	1.0			
			2.5 ± 0.2	1.0		ns	Figure
			1.8 ± 0.15	1.0			Ũ
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	2.0			
t _W	Pulse Width	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.5			
			2.5 ± 0.2	1.5		ns	Figure
		0 (5 5 D 5000	1.8 ± 0.15	4.0			_
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	4.0	0.5		
t _{OSHL}	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3		0.5		
t _{OSLH}	(Note 12)		2.5 ± 0.2		0.5	ns	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.8 ± 0.15 1.5 ± 0.1		0.75 1.5		


Note 12: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


Symbol	Parameter		Conditions	V _{cc} (V)	T _A = +25°C Typical	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	C _L =	30 pF, V _{IH} = V _{CC} , V _{IL} = 0V	1.8	0.25	
				2.5	0.6	V
				3.3	0.8	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_{L} = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$		1.8	-0.25	
				2.5	-0.6	V
				3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L =$	30 pF, $V_{IH} = V_{CC}$, $V_{IL} = 0V$	1.8	1.5	
				2.5	1.9	V
				3.3	2.2	
Symbol	Citance Parameter		Conditions		T _A = +25°C	Units
Symbol			$V_I = 0V \text{ or } V_{CC}$		6.0	pF
C _{IN}	Input Capacitance		V _{CC} = 1.8V, 2.5V, or 3.3V			
	Input Capacitance Output Capacitance		$V_{CC} = 1.8V, 2.5V, \text{ or } 3.3V$ $V_{I} = 0V \text{ or } V_{CC},$ $V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$		7.0	pF

74VCX16601

www.fairchildsemi.com


7






9

74VCX16601





74VCX16601 Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

Downloaded from Arrow.com.