



# P/ACTIVE™ SCHOTTKY DIODE HIGH SPEED BUS TERMINATOR

#### **Features**

- 36 integrated diodes in a single package offers 18 channel, dual rail clamping action
- Provides proper bus termination independent of external line or card loading conditions
- Schottky diode technology; excellent forward voltage and reverse recovery characteristics
- 24-pin QSOP package saves board space and eases layout in space critical bus termination applications versus discrete approaches

#### **Applications**

- PCI v2.1 Bus Termination for Intel-based Pentium® and Pentium Pro systems
- Local high speed bus termination for all popular RISC and embedded microprocessor applications
- High speed memory and SDRAM Memory **Bus Termination**

Refer to AP-201 Termination Application Note for further information.


## **Product Description**

Note: CMD's P/Active DN005 Schottky Diode High Speed Bus Terminator is an upgraded version of the original PDN001 or IPEC DN001 Diode Array. PAC DN005 provides minimized lead inductance and parasitic capacitive effects (with added ground pins), improved forward voltage and crosstalk attributes, and excellent termination performance characteristics at high data transmission rates. The PAC DN005 is recommended for all new designs.

Reflections on high speed data lines lead to undershoot and overshoot disturbances which may result in improper system operation. Resistor terminations, when used to terminate high speed data lines, increase power consumption and degrade output (high) levels resulting in reduced noise immunity. Schottky diode termination is the best overall solution for applications in which power consumption and noise immunity are critical considerations.

CMD's P/Active DN005 Schottky Diode High Speed Bus Terminator<sup>†</sup> is specifically designed to minimize undershoot/ overshoot disturbances caused by reflection noise on high speed bus lines such as v2.1 66MHz PCI buses, all varieties of RISC embedded processor/control local buses, synchronous DRAM, and other high speed memory bus termination applications.

This highly integrated Schottky diode network provides very effective termination performance for high speed data lines under variable loading conditions. The device supports up to 18 terminated lines per package — each of which can be simultaneously clamped to both ground and power supply rail. A typical bus termination application will utilize three PAC DN005 devices to replace approximately 50 conventional Schottky diode pairs; thus providing significant reductions in component and assembly costs, improvements in manufacturing efficiency and reliability, and savings in allocated board area for space-critical designs.



© 1997 CMD Corp. All rights reserved.

P/Active™ is a trademark of California Micro Devices Corp.

 $^\dagger$  Covered by one or more of U.S. Pat. Nos. 5,355,014, 5,370,766, and 5,514,612 and other pending applications. Pentium Pro is a registered trademark of Intel.

10/97 Rev. 2



STANDARD SPECIFICATIONS				
ABSOLUTE MAXIMUM RATINGS				
Parameter	5ymbol Symbol	Rating		
Supply Voltage	Voo	-0.3V to +7V		
Channel clamp current (continuous)	Iclamp	±50mA		
Operating Temperature		0°C to 70°C		
Storage Temperature	Tstg	-65°C to +150°C		
Package Power Rating		1.00W, max.		


The absolute maximum ratings are limiting values, to be applied individually, beyond which the device may be permanently damaged. Functional operation under any of these conditions is not guaranteed. Exposing the device to its absolute maximum rating may affect its reliability.

DIODE CHARACTERISTICS (TA = 0° to 70°C)					
Parameter	Conditions		Min	Тур	Max
Diode foward voltage	To Vdd	l₁ = 16 mA		0.55V	0.70V
		$I_F = 50 \text{ mA}$	0.55V	0.70V	0.90V
	From GND	$I_F = 16 \text{ mA}$		0.50V	0.65V
		I <sub>F</sub> = 50 mA	0.50V	0.65V	0.85V
Reverse Recovery Time (See Note 1)	I <sub>F</sub> = 50mA (estimated)				<400pS
Channel leakage	$0 \le V_{IN} \le V_{DD}$			$0.1\mu A$	5μΑ
Input Capacitance	$f = 1 \text{ MHz}, V_{IN} = 2.5V, T_{A} = 25^{\circ}C, V_{DD} = 5.0V$			5pF	
ESD Protection	MIL-STD-883, Method 3015		4KV		

	STA	ANDARD PART ORD	ERING INFORMATIO	N
Pac	kage	Ordering P	art Number	
Pins	Style	Tubes	Tape & Reel	Part Marking
24	QSOP	PACDN005Q/T	PACDN005Q/R	PACDN005Q
24	SOIC Wide	PACDN005S/T	PACDN005S/R	PACDN005S

### Note 1:


The test circuit depicts the Schottky diodes in their typical application. The impact of a reverse recovery time is measured using a narrow pulse with 670- pS rise and fall times. This pulse propagates down a 60 cm, 54 ohm strip line fabricated on a multi-layer, controlled impedance printed circuit board. In testing the ground clamp diode, the negative going edge of the pulse causes a reflection which forces the diode under test to become forward biased. The positive going edge of the pulse attempts to pull this diode out of forward conduction. A reverse recovery phenomenon would cause a delay between the known arrival time of the positive edge and the observed edge due to the time it takes for the forward biased diode to actually become reversed biased. In this measurement, however, there is no observable difference and therefore no delay for the positive edge due to the presence of the diode. The waveforms are adjusted to individually test the ground and VDD clamps. See test circuit.





Test Circuit. Line length, pulse width and duty cycle are selected such as that only one reflection is involved in the measurement.




# **SOIC - TOP VIEW**











Mechanical Specifications				
Lead Plating	Tin-Lead			
Lead Material	Copper Alloy			
Lead Coplanarity	0.004" (0.102mm)			
Substrate Material	Silicon			
Body Material	Molded Epoxy			
Flammability	UL94V-0			


Package	Dimensions	, Power Diss	ipation & Inf	ormation	
Package	SOIC Wide				
Pins #	20				
	n	nm	inches		
	min	max	min	max	
Α	2.35	2.85	0.093	0.104	
<b>A</b> <sub>1</sub>	0.10	0.30	0.004	0.012	
В	0.33	0.51	0.013	0.020	
С	0.23	0.32	0.009	0.013	
D	12.60	13.21	0.496	0.520	
E	7.40	7.87	0.291	0.310	
е	1.27 BSC		0.500 BSC		
Н	10.00	10.65	0.394	0.419	
h	0.25	0.75	0.010	0.030	
L	0.40	1.27	0.015	0.050	
P <sub>D</sub> @ 70 C	1.2W				
# / tube	38 pcs				
# / tape & reel	1,000 pcs				




## **QSOP - TOP VIEW**









Mechanical Specifications				
Lead Plating	Tin-Lead			
Lead Material	Copper Alloy			
Lead Coplanarity	0.004" (0.102mm)			
Substrate Material	Silicon			
Body Material	Molded Epoxy			
Flammability	UL94V-0			

Package	QSOP 24				
Pins					
JEDEC		MC	)137		
	m	m	inches		
	min	max	min	max	
Α	1.35	1.75	0.053	0.069	
<b>A</b> <sub>1</sub>	0.10	0.25	0.004	0.010	
В	0.20	0.30	0.008	0.012	
С	0.18	0.25	0.007	0.010	
D	8.56	8.73	0.337	0.344	
E	3.81	3.98	0.150	0.157	
е	0.64	0.64 BSC		0.025 BSC	
Н	5.79	6.19	0.228	0.244	
L	0.40	1.27	0.016	0.050	
P <sub>D</sub> @ 70 C	1.00W				
# / tube	58 pcs				
# / tape & reel	2,500 pcs				