### 2.5 V/3.3 V Quad Differential Driver/Receiver

## NB100LVEP17

## Description

The NB100LVEP17 is a 4-bit differential line receiver. The design incorporates two stages of gain, internal to the device, making it an excellent choice for use in high bandwidth amplifier applications.

The $\mathrm{V}_{\mathrm{BB}}$ pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to $\mathrm{V}_{\mathrm{BB}}$ as a switching reference voltage. $\mathrm{V}_{\mathrm{BB}}$ may also rebias AC coupled inputs. When used, decouple $\mathrm{V}_{\mathrm{BB}}$ and $\mathrm{V}_{\mathrm{CC}}$ via a $0.01 \mu \mathrm{~F}$ capacitor and limit current sourcing or sinking to 0.5 mA . When not used, $\mathrm{V}_{\mathrm{BB}}$ should be left open.

Inputs of unused gates can be left open and will not affect the operation of the rest of the device.

## Features

- Maximum Input Clock Frequency $>2.5 \mathrm{GHz}$ Typical
- Maximum Input Data Rate $>2.5 \mathrm{~Gb} / \mathrm{s}$ Typical
- 250 ps Typical Propagation Delay
- Low Profile QFN Package
- PECL Mode Operating Range: $\mathrm{V}_{\mathrm{CC}}=2.375 \mathrm{~V}$ to 3.8 V with $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$
- NECL Mode Operating Range: $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ with $\mathrm{V}_{\mathrm{EE}}=-2.375 \mathrm{~V}$ to -3.8 V
- Q Output Will Default LOW with Inputs Open or at $\mathrm{V}_{\mathrm{EE}}$
- $\mathrm{V}_{\mathrm{BB}}$ Output
- These Devices are $\mathrm{Pb}-$ Free, Halogen Free and RoHS Compliant


MARKING DIAGRAMS*

| AHABAHABH |  |
| :---: | :---: |
|  | N100 |
|  | VP17 |
|  | ALYW• |
|  | - |
|  | WHV |



| A | $=$ Assembly Location |
| :--- | :--- |
| L | $=$ Wafer Lot |
| Y | $=$ Year |
| W | $=$ Work Week |
| - | $=$ Pb-Free Package |

(Note: Microdot may be in either location)
*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: |
| NB100LVEP17DTR2G | TSSOP-20 <br> (Pb-Free) | $2500 /$ <br> Tape \& Reel |
| NB100LVEP17MNG | QFN-24 <br> $($ Pb-Free) | 92 Units / Tube |
| NB100LVEP17MNR2G | QFN-24 <br> (Pb-Free) | $3000 /$ <br> Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## NB100LVEP17






Figure 1. Logic Diagram

Table 1. PIN DESCRIPTION

| Pin |  | Name | 1/0 | Default State | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TSSOP | QFN |  |  |  |  |
| 1,20 | $\begin{gathered} \hline 13,18,21, \\ 22,23 \end{gathered}$ | $\mathrm{V}_{\mathrm{CC}}$ | - | - | Positive Supply Voltage. All $\mathrm{V}_{\mathrm{CC}}$ Pins Must be Externally Connected to Power Supply to Guarantee Proper Operation. |
| 11 | 10 | $\mathrm{V}_{\mathrm{EE}}$ | - | - | Negative Supply Voltage. All $\mathrm{V}_{\text {EE }}$ Pins Must be Externally Connected to Power Supply to Guarantee Proper Operation. |
| 10 | 9 | $\mathrm{V}_{\mathrm{BB}}$ | - | - | ECL Reference Voltage Output. |
| 2,4,6,8 | 1,3,5,7 | D[0:3] | ECL Input | Low | Noninverted Differential Inputs [0:3]. Internal $75 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{EE}}$. |
| 3,5,7,9 | 2,4,6,8 | $\overline{\mathrm{D}} 003 \mathrm{]}$ | ECL Input | High | Inverted Differential Inputs [0:3]. Internal $75 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{EE}}$ and $37 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{Cc}}$. |
| 19,17,15,13 | $\begin{gathered} 12,15,17,2 \\ 0 \end{gathered}$ | Q[0:3] | ECL Output | - | Noninverted Differential Outputs [0:3]. Typically Terminated with $50 \Omega$ to $\mathrm{V}_{\mathrm{TT}}=\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$. |
| 18,16,14,12 | $\begin{gathered} \hline 11,14,16,1 \\ 9 \end{gathered}$ | Q[0:3] | ECL Output | - | Inverted Differential Outputs [0:3]. Typically Terminated with $50 \Omega$ to $\mathrm{V}_{\mathrm{TT}}=\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$. |
| N/A | 24 | NC | - | - | No Connect. The NC Pin is Electrically Connected to the Die and "MUST BE" Left Open. |
| N/A | - | EP | - |  | Exposed Pad. (Note 1) |

1. All $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$ pins must be externally connected to Power Supply to guarantee proper operation. The thermally conductive expose pad on the package bottom (see case drawing) must be attached to a heat-sinking conduit.


Figure 2. TSSOP-20 Lead Pinout (Top View)


Figure 3. QFN-24 Lead Pinout (Top View)

Table 2. ATTRIBUTES

| Characteristics | Value |
| :--- | :---: |
| Internal Input Pulldown Resistor (R1) | $75 \mathrm{k} \Omega$ |
| Internal Input Pullup Resistor (R2) | $37 \mathrm{k} \Omega$ |
| ESD Protection <br> Human Body Model <br> Machine Model <br> Charged Device Model | $>2 \mathrm{kV}$ <br> $>150 \mathrm{~V}$ <br> $>2 \mathrm{kV}$ |
| Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) | Pb-Free Pkg |
| TSSOP-20 <br> QFN-24 | Level 1 <br> Level 1 |
| Flammability Rating <br> Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in |
| Transistor Count | 274 Devices |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test |  |

1. For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Positive Mode Power Supply | $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ |  | 6 | V |
| $\mathrm{V}_{\mathrm{EE}}$ | Negative Mode Power Supply | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  | -6 | V |
| $\mathrm{V}_{1}$ | Positive Mode Input Voltage Negative Mode Input Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & V_{1} \leq V_{C C} \\ & V_{I} \geq V_{E E} \end{aligned}$ | $\begin{gathered} \hline 6 \\ -6 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\text {out }}$ | Output Current | Continuous Surge |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{I}_{\text {BB }}$ | $\mathrm{V}_{\text {BB }}$ Sink/Source |  |  | $\pm 0.5$ | mA |
| TA | Operating Temperature Range |  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance (Junction-to-Ambient) JEDEC 51-3 (1S - Single Layer Test Board) | $\begin{aligned} & 0 \text { lfpm } \\ & 500 \text { lfpm } \end{aligned}$ | $\begin{aligned} & 20 \text { TSSOP } \\ & 20 \text { TSSOP } \end{aligned}$ | $\begin{gathered} 140 \\ 50 \end{gathered}$ | $\begin{array}{\|l\|} \hline{ }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{array}$ |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance (Junction-to-Ambient) JEDEC 51-6 (2S2P Multilayer Test Board) with Filled Thermal Vias | $\begin{aligned} & \hline 0 \text { lfpm } \\ & 500 \mathrm{lfpm} \end{aligned}$ | $\begin{aligned} & 24 \text { QFN } \\ & 24 \text { QFN } \end{aligned}$ | $\begin{aligned} & 37 \\ & 32 \end{aligned}$ | $\begin{array}{\|l\|} \hline{ }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{array}$ |
| $\theta_{\mathrm{Jc}}$ | Thermal Resistance (Junction-to-Case) | Standard Board | $\begin{aligned} & 20 \text { TSSOP } \\ & 24 \text { QFN } \end{aligned}$ | $\begin{gathered} 23 \text { to } 41 \\ 11 \end{gathered}$ | $\begin{array}{\|l\|} \hline{ }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{array}$ |
| $\mathrm{T}_{\text {sol }}$ | Wave Solder (Pb-Free) |  |  | 265 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 4. DC CHARACTERISTICS, PECL $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (Note 2)

| Symbol | Characteristic |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $I_{\text {EE }}$ | Negative Power Supply Current |  | 30 | 40 | 50 | 30 | 40 | 50 | 30 | 40 | 55 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 3) |  | 1355 | 1480 | 1605 | 1355 | 1480 | 1605 | 1355 | 1480 | 1605 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 3) |  | 505 | 775 | 900 | 505 | 775 | 900 | 505 | 775 | 900 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) (Note 4) |  | 1335 |  | 1620 | 1335 |  | 1620 | 1275 |  | 1620 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage (Single-Ended) (Note 4) |  | 505 |  | 875 | 505 |  | 875 | 505 |  | 875 | mV |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 5) |  | 1.2 |  | 2.5 | 1.2 |  | 2.5 | 1.2 |  | 2.5 | V |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current (@ $\mathrm{V}_{\mathrm{IH}}$ ) |  |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current (@ V ${ }_{\text {IL }}$ ) | $\frac{D}{D}$ | $\begin{gathered} \hline 0.5 \\ -150 \end{gathered}$ |  |  | $\begin{gathered} \hline 0.5 \\ -150 \end{gathered}$ |  |  | $\begin{array}{\|c\|} \hline 0.5 \\ -150 \end{array}$ |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.
2. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary -0.125 V to +1.3 V .
3. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{EE}}=\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
4. Do not use $\mathrm{V}_{\mathrm{BB}}$ at $\mathrm{V}_{\mathrm{CC}}<3.0 \mathrm{~V}$.
5. $\mathrm{V}_{\text {IHCMR }}$ min varies $1: 1$ with $\mathrm{V}_{\text {EE }}, \mathrm{V}_{\text {IHCMR }}$ max varies $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. The $\mathrm{V}_{\text {IHCMR }}$ range is referenced to the most positive side of the differential input signal.

## NB100LVEP17

Table 5. DC CHARACTERISTICS, PECL $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (Note 6)

| Symbol | Characteristic |  | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Negative Power Supply Current |  | 30 | 40 | 50 | 30 | 40 | 50 | 30 | 40 | 55 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 7) |  | 2155 | 2280 | 2405 | 2155 | 2280 | 2405 | 2155 | 2280 | 2405 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 7) |  | 1305 | 1575 | 1700 | 1305 | 1575 | 1700 | 1305 | 1575 | 1700 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) |  | 2135 |  | 2420 | 2135 |  | 2420 | 2135 |  | 2420 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage (Single-Ended) |  | 1305 |  | 1675 | 1305 |  | 1675 | 1305 |  | 1675 | mV |
| $\mathrm{V}_{\mathrm{BB}}$ | ECL Output Reference Voltage (Note 8) |  | 1775 | 1875 | 1975 | 1775 | 1875 | 1975 | 1775 | 1875 | 1975 | mV |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 9) |  | 1.2 |  | 3.3 | 1.2 |  | 3.3 | 1.2 |  | 3.3 | V |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current (@ V ${ }_{\text {IH }}$ ) |  |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current (@V1L) | $\begin{aligned} & \bar{D} \\ & D \end{aligned}$ | $\begin{array}{\|c\|} \hline 0.5 \\ -150 \end{array}$ |  |  | $\begin{array}{\|c\|} \hline 0.5 \\ -150 \end{array}$ |  |  | $\begin{gathered} \hline 0.5 \\ -150 \end{gathered}$ |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm.
6. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}} . \mathrm{V}_{\mathrm{EE}}$ can vary +0.5 V to -0.3 V .
7. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
8. Single ended input operation is limited $\mathrm{V}_{\mathrm{CC}} \geq 3.0 \mathrm{~V}$ in PECL mode.
9. $\mathrm{V}_{\text {IHCMR }}$ min varies $1: 1$ with $\mathrm{V}_{\mathrm{EE}}, \mathrm{V}_{\text {IHCMR }}$ max varies $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. The $\mathrm{V}_{\text {IHCMR }}$ range is referenced to the most positive side of the differential input signal.

Table 6. DC CHARACTERISTICS, NECL $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-2.375 \mathrm{~V}$ to -3.8 V (Note 10)

|  | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Negative Power Supply Current | 30 | 40 | 50 | 30 | 40 | 50 | 30 | 40 | 55 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 11) | -1145 | -1020 | -895 | -1145 | -1020 | -895 | -1145 | -1020 | -895 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 11) | -1995 | -1725 | -1600 | -1995 | -1725 | -1600 | -1995 | -1725 | -1600 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | -1165 |  | -880 | -1165 |  | -880 | -1165 |  | -880 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage (Single-Ended) | -1995 |  | -1600 | -1995 |  | -1600 | -1995 |  | -1600 | mV |
| $\mathrm{V}_{\mathrm{BB}}$ | ECL Output Reference Voltage (Note 12) | -1525 | -1425 | -1325 | -1525 | -1425 | -1325 | -1525 | -1425 | -1325 | mV |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 13) | $\mathrm{V}_{\mathrm{EE}}$ | 1.2 | 0.0 | $\mathrm{V}_{\text {EE }}$ | + 1.2 | 0.0 | $\mathrm{V}_{\text {EE }}$ | 1.2 | 0.0 | V |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current (@ $\mathrm{V}_{\mathrm{IH}}$ ) |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current (@V VIL) | $\begin{gathered} \hline 0.5 \\ -150 \end{gathered}$ |  |  | $\begin{gathered} \hline 0.5 \\ -150 \end{gathered}$ |  |  | $\begin{gathered} \hline 0.5 \\ -150 \end{gathered}$ |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm.
10. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$.
11. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
12. Single ended input operation is limited $\mathrm{V}_{\mathrm{EE}} \leq-3.0 \mathrm{~V}$ in NECL mode.
13. $\mathrm{V}_{\text {IHCMR }}$ min varies $1: 1$ with $\mathrm{V}_{\text {EE }}, \mathrm{V}_{\text {IHCMR }}$ max varies $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. The $\mathrm{V}_{\mathrm{IHCMR}}$ range is referenced to the most positive side of the differential input signal.

Table 7. AC CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-2.375 \mathrm{~V}$ to -3.8 V or $\mathrm{V}_{\mathrm{CC}}=2.375 \mathrm{~V}$ to 3.8 V ; $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (Note 14)

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\text {OUTPP }}$ | Output Voltage Amplitude $\mathrm{f}_{\text {in }}<1 \mathrm{GHz}$ <br> (See Figures 4, 5) $f_{\text {in }}=2 \mathrm{GHz}$ <br>  $\mathrm{f}_{\text {in }}=2.5 \mathrm{GHz}$ | $\begin{aligned} & 600 \\ & 400 \\ & 300 \end{aligned}$ | $\begin{array}{\|l\|} \hline 700 \\ 500 \\ 400 \\ \hline \end{array}$ |  | $\begin{aligned} & 600 \\ & 325 \\ & 250 \end{aligned}$ | $\begin{aligned} & \hline 700 \\ & 500 \\ & 400 \end{aligned}$ |  | $\begin{aligned} & 550 \\ & 300 \\ & 200 \end{aligned}$ | $\begin{aligned} & 700 \\ & 500 \\ & 400 \end{aligned}$ |  | mV |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}}, \\ & \mathrm{t}_{\mathrm{PH}}, \end{aligned}$ | Propagation Delay to Output Differential $\quad \mathrm{D}$ to Q, $\overline{\mathrm{Q}}$ | 200 | 250 | 325 | 200 | 250 | 325 | 225 | 300 | 350 | ps |
| ${ }^{\text {tskew }}$ | Pulse Skew (Note 15) <br> Within Device Skew (Note 17) <br> Device-to-Device Skew (Note 17) |  | $\begin{aligned} & \hline 5 \\ & 5 \\ & 25 \end{aligned}$ | $\begin{gathered} 25 \\ 25 \\ 100 \end{gathered}$ |  | 5 5 5 25 | $\begin{gathered} \hline 25 \\ 25 \\ 100 \end{gathered}$ |  | 5 5 5 25 | $\begin{gathered} \hline 25 \\ 25 \\ 100 \end{gathered}$ | ps |
| $\mathrm{t}_{\text {JITTER }}$ | RMS Random Clock Jitter (Note 18) $f_{\text {in }}=2.5 \mathrm{GHz}$ <br> Peak-to Peak Data Dependent Jitter $f_{\text {in }}=1.5 \mathrm{~Gb} / \mathrm{s}$ <br> (Note 19) $\mathrm{f}_{\text {in }}=2.5 \mathrm{~Gb} / \mathrm{s}$ |  | $\begin{gathered} 0.5 \\ 5 \\ 5 \end{gathered}$ | $\begin{gathered} \hline 1 \\ 15 \\ 15 \end{gathered}$ |  | 0.5 5 5 | $\begin{gathered} \hline 1 \\ 15 \\ 15 \end{gathered}$ |  | 0.5 5 5 | $\begin{gathered} \hline 1 \\ 15 \\ 15 \end{gathered}$ | ps |
| $\mathrm{V}_{\text {INPP }}$ | Input Voltage Swing (Differential Configuration) (Note 20) | 150 | 800 | 1200 | 150 | 800 | 1200 | 150 | 800 | 1200 | mV |
| $\begin{aligned} & \mathrm{t}_{\mathrm{r}} \\ & \mathrm{t}_{\mathrm{f}} \end{aligned}$ | Output Rise/Fall Times @ 50 MHz (20\%-80\%) $\quad$ Q, $\overline{\mathrm{Q}}$ | 125 | 175 | 225 | 140 | 190 | 240 | 150 | 200 | 250 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.
14. Measured using a 750 mV source, $50 \%$ duty cycle clock source. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{Cc}}-2.0 \mathrm{~V}$. Input edge rates $150 \mathrm{ps}(20 \%-80 \%)$.
15. Pulse Skew $=\left|t_{\text {PLH }}-t_{\text {PHL }}\right|$
16. Worst case difference between Q0 and Q1 outputs.
17. Skew is measured between outputs under identical transitions.
18. Additive RMS jitter with $50 \%$ Duty Cycle Clock Signal at 2.5 GHz .
19. Peak-to-Peak jitter with input NRZ data at PRBS $2^{31}-1$ at $2.5 \mathrm{~Gb} / \mathrm{s}$ with all inputs active.
20. Input voltage swing is a single-ended measurement operating in differential mode, with minimum propagation change of 50 ps.


Figure 4. Output Voltage Amplitude (VOUTPP) / RMS Jitter vs. Input Frequency ( $\mathrm{f}_{\mathrm{in}}$ ) at $\mathrm{V}_{\mathrm{Cc}}=\mathbf{2 . 5} \mathrm{V}$, Ambient Temperature


Figure 5. Output Voltage Amplitude (Voutpp) / RMS Jitter vs. Input Frequency ( $\mathrm{f}_{\text {in }}$ ) at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, Ambient Temperature


Figure 6. AC Reference Measurement

## NB100LVEP17



Figure 7. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D - Termination of ECL Logic Devices.)
Resource Reference of Application Notes
AN1405/D - ECL Clock Distribution Techniques
AN1406/D - Designing with PECL (ECL at +5.0 V)
AN1503/D - ECLinPS ${ }^{m \times}$ I/O SPiCE Modeling Kit
AN1504/D - Metastability and the ECLinPS Family
AN1568/D - Interfacing Between LVDS and ECL
AN1672/D - The ECL Translator Guide
AND8001/D - Odd Number Counters Design
AND8002/D - Marking and Date Codes
AND8020/D - Termination of ECL Logic Devices
AND8066/D - Interfacing with ECLinPS
AND8090/D - AC Characteristics of ECL Devices

QFN24, 4x4, 0.5P
CASE 485L
ISSUE B
DATE 05 JUN 2012
SCALE 2:1


DETAIL A
alternate CONSTRUCTIONS


DETAIL B ALTERNATE TERMINAL CONSTRUCTIONS
notes:

1. Dimensioning and tolerancing per asme Y14.5M, 1994
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION $\operatorname{b}$ APPLES TO PLATED TERMINAL

AND IS MEASURED BETWEEN 0.25 AND 0.30 Mn FROM THE TERMINALTIP.
4. COPLANARITY APPLES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| DIM | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 0.80 | 1.00 |
| A1 | 0.00 | 0.05 |
| A3 | 0.20 REF |  |
| b | 0.20 |  |
| D | 0.30 |  |
| D2 | 2.70 |  |
| E | 2.90 |  |
| E2 | 4.00 |  |
|  |  | BSC |
| e | 0.50 |  |
| L | 0.30 | 2.90 |
| L1 | 0.05 | 0.50 |

## GENERIC <br> MARKING DIAGRAM*

| ${ }^{0}$ XXXXX |
| :---: |
| XXXXX |
| ALYW. |

- 

XXXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

- $\quad=$ Pb-Free Package
(Note: Microdot may be in either location)
*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, " $G$ " or microdot " $\mathrm{\bullet}$ ", may or may not be present.

| DOCUMENT NUMBER: | 98AON11783D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |  |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | QFN24, 4X4, 0.5P |  | PAGE 1 OF 1 |

ON Semiconductor and (ON) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

TSSOP-20 WB
CASE 948E
ISSUE D
DATE 17 FEB 2016

SCALE 2:1


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
CONTROLLING DIMENSION: MILLIMETER
2. DIMENSION A DOES NOT INCLUDE MOLD

FLASH, PROTRUSIONS OR GATE BURRS.
FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH OR GATE BURRS SHALL NO
EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE

INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED $0.25(0.010)$ PER SIDE
5. DIMENSION K DOES NOT INCLUDE

DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-

|  | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 6.40 | 6.60 | 0.252 | 0.260 |
| B | 4.30 | 4.50 | 0.169 | 0.177 |
| C | --- | 1.20 | --- | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 BSC |  | 0.026 BSC |  |
| H | 0.27 | 0.37 | 0.011 | 0.015 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 | BSC | 0.252 BSC |  |
| M | 0 | $0^{\circ}$ | $8^{\circ}$ | 0 |

GENERIC MARKING DIAGRAM* НРННННННН

|  | XXXX |
| :---: | :---: |
|  | XXXX |
|  | ALYW. |
| $\bigcirc$ | - |

A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

- = Pb-Free Package
(Note: Microdot may be in either location)
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, " G " or microdot " $\mathrm{\nabla}$ ", may or may not be present.
DIMENSIONS: MILLIMETERS

| DOCUMENT NUMBER: | 98ASH70169A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TSSOP-20 WB | PAGE 1 OF 1 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

