## NB6L239

### 2.5V / 3.3V Any Differential Clock IN to Differential LVPECL OUT $\div 1 / 2 / 4 / 8$, $\div 2 / 4 / 8 / 16$ Clock Divider

## Description

The NB6L239 is a high-speed, low skew clock divider with two divider circuits, each having selectable clock divide ratios; $\div 1 / 2 / 4 / 8$ and $\div 2 / 4 / 8 / 16$. Both divider circuits drive a pair of differential LVPECL outputs. (More device information on page 7). The NB6L239 is a member of the ECLinPS MAX ${ }^{\text {TM }}$ Family of the high performance clock products.

## Features

- Maximum Clock Input Frequency, 3.0 GHz
- CLOCK Inputs Compatible with LVDS/LVPECL/CML/HSTL/HCSL
- $\overline{\mathrm{EN}}, \overline{\mathrm{MR}}$, and SEL Inputs Compatible with LVTTL/LVCMOS
- Rise/Fall Time 65 ps Typical
- < 10 ps Typical Output-to-Output Skew
- Example: 622.08 MHz Input Generates 38.88 MHz to 622.08 MHz Outputs
- Internal $50 \Omega$ Termination Provided
- Random Clock Jitter < 1 ps RMS
- $\mathrm{QA} \div 1$ Edge Aligned to $\mathrm{QB} \div$ n Edge
- Operating Range: $\mathrm{V}_{\mathrm{CC}}=2.375 \mathrm{~V}$ to 3.465 V with $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$
- Master Reset for Synchronization of Multiple Chips
- V BBAC Reference Output
- Synchronous Output Enable/Disable
- These Devices are Pb -Free and are RoHS Compliant

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com

MARKING DIAGRAM*


QFN-16 MN SUFFIX CASE 485G


| A | $=$ Assembly Location |
| :--- | :--- |
| L | $=$ Wafer Lot |
| Y | $=$ Year |
| W | $=$ Work Week |
| - | $=$ Pb-Free Package |

(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.

ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.


Figure 1. Simplified Logic Diagram


Figure 2. Pinout: QFN-16 (Top View)

Table 1. PIN DESCRIPTION

| Pin | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| 1 | VT |  | Internal $100 \Omega$ Center-Tapped Termination Pin for CLK and CLK. |
| 2 | CLK | LVPECL, CML, LVDS, HCSL, HSTL Input | Noninverted Differential CLOCK Input. |
| 3 | CLK | LVPECL, CML, LVDS, HCSL, HSTL Input | Inverted Differential CLOCK Input. |
| 4 | $V_{\text {BBAC }}$ |  | Output Voltage Reference for Capacitor Coupled Inputs, Only. |
| 5 | EN* | LVCMOS/LVTTL Input | Synchronous Output Enable |
| 6 | SELB0* | LVCMOS/LVTTL Input | Clock Divide Select Pin |
| 7 | SELB1* | LVCMOS/LVTTL Input | Clock Divide Select Pin |
| 8 | $\mathrm{V}_{\text {EE }}$ | Power Supply | Negative Supply Voltage |
| 9 | QB | LVPECL Output | Inverted Differential Output. Typically terminated with $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$. |
| 10 | QB | LVPECL Output | Noninverted Differential Output. Typically terminated with $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$. |
| 11 | QA | LVPECL Output | Inverted Differential Output. Typically terminated with $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$. |
| 12 | QA | LVPECL Output | Noninverted Differential Output. Typically terminated with $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$. |
| 13 | $\mathrm{V}_{\mathrm{CC}}$ | Power Supply | Positive Supply Voltage. |
| 14 | SELA1* | LVCMOS/LVTTL Input | Clock Divide Select Pin |
| 15 | SELA0* | LVCMOS/LVTTL Input | Clock Divide Select Pin |
| 16 | $\overline{\mathrm{MR}}{ }^{\text {* }}$ | LVCMOS/LVTTL Input | Master Reset Asynchronous, Default Open High, Asserted LOW |
|  | EP | Power Supply (OPT) | The Exposed Pad on the QFN-16 package bottom is thermally connected to the die for improved heat transfer out of package. The pad is electrically connected to the die, and is recommended to be electrically and thermally connected to $\mathrm{V}_{\text {EE }}$ on the PC board. |

*Pins will default LOW when left OPEN.
**Pins will default HIGH when left OPEN.


Figure 3. Logic Diagram

Table 2. FUNCTION TABLE

| CLK | EN $^{\star}$ | MR $^{\star \star}$ | FUNCTION |
| :---: | :---: | :---: | :--- |
| $\ulcorner$ | L | H | Divide |
| $\urcorner$ | H | H | Hold Q |
| X | X | L | Reset Q |

Table 3. CLOCK DIVIDE SELECT, QA OUTPUTS

| SELA1 $^{*}$ | SELAO $^{*}$ |  | QA Outputs |
| :---: | :---: | :--- | :--- |
| L | L |  | Divide by 1 |
| L | H |  | Divide by 2 |
| H | L | Divide by 4 |  |
| H | H |  | Divide by 8 |

Table 4. CLOCK DIVIDE SELECT, QB OUTPUTS

| SELB1 $^{*}$ | SELB0* |  | QB Outputs |
| :---: | :---: | :--- | :--- |
| L | L |  | Divide by 2 |
| L | H |  | Divide by 4 |
| H | L | Divide by 8 |  |
| H | H | Divide by 16 |  |

[^0]X = Don't Care
*Pins will default LOW when left OPEN
**Pins will default HIGH when left OPEN.

Table 5. ATTRIBUTES

| Characteristics | Value |
| :---: | :---: |
| Internal Input Pulldown Resistor Internal Input Pullup Resistor | $\begin{aligned} & 75 \mathrm{k} \Omega \\ & 75 \mathrm{k} \Omega \end{aligned}$ |
| ESD ProtectionHuman Body Model <br> Machine Model <br> Charged Device Model | $\begin{aligned} & \hline>1500 \mathrm{~V} \\ & >150 \mathrm{~V} \\ & >1000 \mathrm{~V} \end{aligned}$ |
| Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) | Pb-Free Pkg |
| QFN-16 | Level 1 |
| Flammability Rating Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in |
| Transistor Count | 367 |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test |  |

1. For additional Moisture Sensitivity information, refer to Application Note AND8003/D.

MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Positive Mode Power Supply | $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ |  | 3.6 | V |
| $\mathrm{V}_{1}$ | Input Voltage | $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{EE}} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | 3.6 | V |
| $\mathrm{I}_{\text {out }}$ | Output Current | Continuous Surge |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{I}_{\text {BB }}$ | V ${ }_{\text {BBAC }}$ Sink/Source Current |  |  | $\pm 0.5$ | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range |  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance (Junction-to-Ambient) | $\begin{aligned} & 0 \text { lfpm } \\ & 500 \text { lfpm } \end{aligned}$ |  | $\begin{aligned} & 41.6 \\ & 35.2 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |
| $\theta_{\text {Jc }}$ | Thermal Resistance (Junction-to-Case) | Standard Board |  | 4.0 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {sol }}$ | Wave Solder Pb-Free |  |  | 265 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 6. DC CHARACTERISTICS, CLOCK INPUTS, LVPECL OUTPUTS
$\left(\mathrm{V}_{\mathrm{CC}}=2.375 \mathrm{~V}\right.$ to $3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}$ )

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current | 30 | 40 | 50 | 30 | 40 | 50 | 30 | 40 | 50 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \text { Output HIGH } \\ & \text { Voltage (Notes } 2,3) \\ & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-1150 \\ 2150 \\ 1350 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-1060 \\ 2240 \\ 1440 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-950 \\ 2350 \\ 1550 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-1100 \\ 2200 \\ 1400 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-1015 \\ 2285 \\ 1485 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-900 \\ 2400 \\ 1600 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-1050 \\ 2250 \\ 1450 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-980 \\ 2320 \\ 1520 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-850 \\ 2450 \\ 1650 \end{gathered}$ | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Notes 2, 3) $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}-1935 \\ 1365 \\ 565 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-1775 \\ 1525 \\ 725 \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}-1630 \\ 1670 \\ 870 \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}-1875 \\ 1430 \\ 630 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-1735 \\ 1565 \\ 765 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-1580 \\ 1720 \\ 920 \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}-1810 \\ 1490 \\ 690 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-1675 \\ 1625 \\ 825 \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}-1530 \\ 1770 \\ 970 \end{gathered}$ | mV |

DIFFERENTIAL INPUT DRIVEN SINGLE-ENDED (Figures 7, 10)

| $\mathrm{V}_{\text {th }}$ | Input Threshold Reference Voltage (Note 4) | 100 |  | $\mathrm{V}_{C C}-100$ | 100 |  | $\mathrm{V}_{\mathrm{CC}}-100$ | 100 |  | $\mathrm{V}_{\mathrm{CC}}-100$ | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Single-ended Input HIGH Voltage | $\mathrm{V}_{\mathrm{th}}+100$ |  | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{th}}+100$ |  | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{th}}+100$ |  | $\mathrm{V}_{\mathrm{CC}}$ | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Single-ended Input LOW Voltage | $\mathrm{V}_{\mathrm{EE}}$ |  | $\mathrm{V}_{\text {th }}-100$ | $\mathrm{V}_{\mathrm{EE}}$ |  | $\mathrm{V}_{\text {th }}-100$ | $\mathrm{V}_{\mathrm{EE}}$ |  | $\mathrm{V}_{\text {th }}-100$ | mV |
| $\mathrm{V}_{\text {BBAC }}$ | Output Voltage Reference @ $100 \mu \mathrm{~A}$ (Note 7) $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-1460 \\ \\ 1840 \\ 1040 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-1330 \\ \\ 1970 \\ 1170 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-1200 \\ \\ 2100 \\ 1300 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-1460 \\ \\ 1840 \\ 1040 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-1340 \\ \\ 1960 \\ 1160 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-1200 \\ \\ 2100 \\ 1300 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-1460 \\ \\ 1840 \\ 1040 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-1350 \\ \\ 1950 \\ 1150 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-1200 \\ \\ 2100 \\ 1300 \end{gathered}$ | mV |

DIFFERENTIAL INPUT DRIVEN DIFFERENTIALLY (Figures 8, 9, 11) (Note 6)

| $\mathrm{V}_{\text {IHD }}$ | Differential Input HIGH Voltage | 100 |  | $\mathrm{V}_{\mathrm{CC}}$ | 100 |  | $\mathrm{V}_{\mathrm{CC}}$ | 100 |  | $\mathrm{V}_{\mathrm{CC}}$ | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ILD }}$ | Differential Input LOW Voltage | $V_{E E}$ |  | $V_{C C}-100$ | $\mathrm{V}_{\mathrm{EE}}$ |  | $\mathrm{V}_{\mathrm{CC}}-100$ | $V_{E E}$ |  | $\mathrm{V}_{\mathrm{CC}}-100$ | mV |
| $\mathrm{V}_{\text {CMR }}$ | Input Common Mode Range (Differential Cross-point Voltage) (Note 5) | 50 |  | $V_{C C}-50$ | 50 |  | $\mathrm{V}_{\mathrm{CC}}-50$ | 50 |  | $\mathrm{V}_{\mathrm{CC}}-50$ | mV |
| $V_{\text {ID }}$ | Differential Input <br> Voltage ( $\mathrm{V}_{\mathrm{IHD}} \mathrm{CLK}$ ) - <br> $\mathrm{V}_{\text {ILD(CLK) }}$ ) and <br> $\left(\overline{V_{\text {IHD }}(C L K)}-\overline{V I L D}_{\text {ILCLK }}\right)$ | 100 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}- \\ & \mathrm{V}_{\mathrm{EE}} \end{aligned}$ | 100 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}- \\ & \mathrm{V}_{\mathrm{EE}} \end{aligned}$ | 100 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}- \\ & \mathrm{V}_{\mathrm{EE}} \end{aligned}$ | mV |
| $\mathrm{R}_{\text {TIN }}$ | Internal Input Termination Resistor | 45 | 50 | 55 | 45 | 50 | 55 | 45 | 50 | 55 | $\Omega$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm . Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
2. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$.
3. Outputs loaded with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$ for proper operation.
4. $V_{\text {th }}$ is applied to the complementary input when operating in single-ended mode.
5. VCMR $_{\text {MIN }}$ varies $1: 1$ with $\mathrm{V}_{\text {EE }}$, VCMR $_{\text {MAX }}$ varies $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$.
6. Input and output voltage swing is a single-ended measurement operating in differential mode.
7. $V_{\text {BBAC }}$ used to rebias capacitor-coupled inputs only (see Figures 16 and 17).

Table 7. DC CHARACTERISTICS, LVTTL/LVCMOS INPUTS ( $\mathrm{V}_{\mathrm{CC}}=2.375 \mathrm{~V}$ to $3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Symbol | Characteristic | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (LVCMOS/LVTTL) | 2.0 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage (LVCMOS/LVTTL) | $\mathrm{V}_{\mathrm{EE}}$ |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | -150 |  | 150 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input LOW Current | -150 |  | 150 | $\mu \mathrm{~A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 8. AC CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=2.375 \mathrm{~V}$ to 3.465 V ; $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (Note 8)

|  | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\text {inMAX }}$ | Maximum Input CLOCK Frequency | 3.0 |  |  | 3.0 |  |  | 3.0 |  |  | GHz |
| V ${ }_{\text {OUTPP }}$ | Output Voltage Amplitude (Notes 10, 11) $\begin{array}{\|lr} \mathrm{QA}(\div 2,4,8), \mathrm{QB}(\div \mathrm{n}) & \mathrm{f}_{\text {in }} \leq 3.0 \mathrm{GHz} \\ \mathrm{QA}(\div 1), \mathrm{QB}(\div \mathrm{n}) & \mathrm{f}_{\text {in }} \leq 2.5 \mathrm{GHz} \\ \mathrm{QA}(\div 1), \mathrm{QB}(\div \mathrm{n}) & 2.5 \mathrm{GHz}<\mathrm{f}_{\text {in }} \leq 3.0 \mathrm{GHz} \end{array}$ | $\begin{aligned} & 450 \\ & 450 \\ & 300 \end{aligned}$ | $\begin{aligned} & 650 \\ & 650 \\ & 650 \end{aligned}$ |  | $\begin{aligned} & 450 \\ & 450 \\ & 250 \end{aligned}$ | $\begin{aligned} & 650 \\ & 630 \\ & 650 \end{aligned}$ |  | $\begin{aligned} & 450 \\ & 450 \\ & 200 \end{aligned}$ | $\begin{aligned} & 650 \\ & 610 \\ & 650 \end{aligned}$ |  | mV |
| $\mathrm{t}_{\text {PLH }}$, tpHL | Propagation Delay to CLK, Qn <br> Output Differential @ 50 MHz MR, Qn | $\begin{aligned} & 370 \\ & 330 \end{aligned}$ | $\begin{aligned} & 470 \\ & 370 \end{aligned}$ | $\begin{aligned} & 570 \\ & 430 \end{aligned}$ | $\begin{aligned} & \hline 370 \\ & 330 \end{aligned}$ | $\begin{aligned} & 470 \\ & 380 \end{aligned}$ | $\begin{aligned} & \hline 570 \\ & 430 \end{aligned}$ | $\begin{aligned} & 400 \\ & 330 \end{aligned}$ | $\begin{aligned} & 500 \\ & 400 \end{aligned}$ | $\begin{aligned} & 600 \\ & 480 \end{aligned}$ | ps |
| $\mathrm{t}_{\mathrm{RR}}$ | Reset Recovery | 0 | -90 |  | 0 | -90 |  | 0 | -90 |  | ps |
| $\mathrm{t}_{\mathrm{s}}$ | Setup Time @ 50 MHz EN, CLK | $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ | $\begin{gathered} \hline-60 \\ -300 \end{gathered}$ |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} \hline-60 \\ -300 \end{gathered}$ |  | 0 | $\begin{gathered} \hline-60 \\ -300 \end{gathered}$ |  | ps |
| th |  | $\begin{aligned} & 150 \\ & 700 \end{aligned}$ | $\begin{gathered} 65 \\ 200 \end{gathered}$ |  | $\begin{aligned} & 150 \\ & 700 \end{aligned}$ | $\begin{gathered} 65 \\ 200 \end{gathered}$ |  | $\begin{aligned} & 150 \\ & 700 \end{aligned}$ | $\begin{gathered} 65 \\ 200 \end{gathered}$ |  | ps |
| $\mathrm{t}_{\text {skew }}$ | Within-Device Skew @ 50 MHz (Note 9) <br> Device-to-Device Skew (Note 9) <br> Duty Cycle Skew (Note 9) |  | $\begin{aligned} & 5 \\ & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 30 \\ & 80 \\ & 40 \end{aligned}$ |  | 5 30 30 | $\begin{aligned} & 30 \\ & 90 \\ & 45 \end{aligned}$ |  | 6 30 30 | $\begin{aligned} & 35 \\ & 90 \\ & 45 \end{aligned}$ | ps |
| tpw | Minimum Pulse Width $\quad \overline{\text { MR }}$ | 550 |  |  | 550 |  |  | 550 |  |  | ps |
| $\mathrm{t}_{\text {JITTER }}$ | RMS Random Clock Jitter (See Figure 20. $\mathrm{F}_{\text {max }} /$ JITTER) |  |  | <1 |  |  | <1 |  |  | < 1 | ps |
| $\mathrm{V}_{\text {INPP }}$ | Input Voltage Swing (Differential Configuration) (Note 10) | 100 |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}} \\ & -\mathrm{V}_{\mathrm{EE}} \end{aligned}$ | 100 |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}} \\ & -\mathrm{V}_{\mathrm{EE}} \end{aligned}$ | 100 |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}} \\ & -\mathrm{V}_{\mathrm{EE}} \end{aligned}$ | mV |
| $\begin{aligned} & \mathrm{t}_{\mathrm{t}} \\ & \mathrm{t}_{\mathrm{f}} \end{aligned}$ | Output Rise/Fall Times @ $50 \mathrm{MHz} \quad$ Qn, $\overline{\text { Qn }}$ $(20 \%-80 \%)$ | 30 | 60 | 120 | 30 | 65 | 120 | 30 | 70 | 120 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
8. Measured using a $750 \mathrm{mV}, 50 \%$ duty cycle clock source. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
9. Skew is measured between outputs under identical transitions and conditions. Duty cycle skew is defined only for differential operation when the delays are measured from the cross point of the inputs to the cross point of the outputs.
10. Input and output voltage swing is a single-ended measurement operating in differential mode.
11. Output Voltage Amplitude ( $V_{\text {OHCLK }}$ - $V_{\text {OLCLK }}$ ) at input CLOCK frequency, $f_{\text {in }}$. The output frequency, $f_{\text {out }}$, is the input CLOCK frequency divided by $n, f_{\text {out }}=f_{\text {in }} \div n$. Input CLOCK frequency is $\leq 3.0 \mathrm{GHz}$.

## Application Information

The NB6L239 is a high-speed, low skew clock divider with two divider circuits, each having selectable clock divide ratios; $\div 1 / 2 / 4 / 8$ and $\div 2 / 4 / 8 / 16$. Both divider circuits drive a pair of differential LVPECL outputs. The internal dividers are synchronous to each other. Therefore, the common output edges are precisely aligned.

The NB6L239 clock inputs can be driven by a variety of differential signal level technologies including LVDS, LVPECL, HCSL, HSTL, or CML. The differential clock input buffer employs a pair of internal $50 \Omega$ termination resistors in a $100 \Omega$ center-tapped configuration and accessible via the VT pin. This feature provides transmission line termination on-chip, at the receiver end, eliminating external components. The $\mathrm{V}_{\mathrm{BBAC}}$ reference output can be used to rebias capacitor-coupled
differential or single-ended input CLOCK signals. For the capacitor-coupled CLK and/or CLK inputs, VBBAC should be connected to the $\mathrm{V}_{\mathrm{T}}$ pin and bypassed to ground with a $0.01 \mu \mathrm{~F}$ capacitor. Inputs CLK and $\overline{\mathrm{CLK}}$ must be signal driven or auto oscillation may result.
The common enable ( $\overline{\mathrm{EN}}$ ) is synchronous so that the internal divider flip-flops will only be enabled/disabled when the internal clock is in the LOW state. This avoids any chance of generating a runt pulse on the internal clock when the device is enabled/disabled, as can happen with an asynchronous control. The internal enable flip-flop is clocked on the falling edge of the input clock. Therefore, all associated specification limits are referenced to the negative edge of the clock input.


Figure 4. Timing Diagram


Figure 5. Master Reset Timing Diagram
NOTE: On the rising edge of MR, $Q$ goes HIGH after the first rising edge of CLK.


Figure 6. Output Enable Timing Diagrams
The $\overline{\mathrm{EN}}$ signal will "freeze" the internal divider flip-flops on the first falling edge of CLK after its assertion. The internal divider flip-flops will maintain their state during the freeze. When $\overline{\mathrm{EN}}$ is deasserted (LOW), and after the next falling edge of CLK, then the internal divider flip-flops will "unfreeze" and continue to their next state count with proper phase relationships.


Figure 7. Differential Input Driven Single-Ended


Figure 8. Differential Inputs Driven Differentially


Figure 9. Differential Inputs Driven Differentially



Figure 12. LVPECL Interface


Figure 14. Standard $50 \Omega$ Load CML Interface


Figure 16. Capacitor-Coupled Differential Interface ( $\mathrm{V}_{\mathrm{T}}$ Connected to $\mathrm{V}_{\text {BBAC }}$ )
${ }^{*} \mathrm{~V}_{\text {BBAC }}$ bypassed to ground with a $0.01 \mu \mathrm{~F}$ capacitor.


Figure 13. LVDS Interface


Figure 15. Standard $50 \Omega$ Load HCSL \& HSTL Interface


Figure 17. Capacitor-Coupled Single-Ended Interface ( $\mathrm{V}_{\mathrm{T}}$ Connected to $\mathrm{V}_{\mathrm{BBAC}}$ )


Figure 18. Output Voltage Amplitude (Voutpp) versus Clock Output Frequency at Ambient Temperature (Typical) ( $\mathbf{f}_{\text {out }}$ QA/QB) $=\mathbf{f}_{\mathrm{in}} \div \mathbf{n} ; \mathbf{f}_{\mathrm{in}} \leq \mathbf{3 . 0} \mathbf{G H z}$ ).


Figure 19. AC Reference Measurement


Figure 20. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D - Termination of ECL Logic Devices.)

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| NB6L239MNG | QFN-16,3 <br> $($ Pb-Free $)$ | 123 Units / Rail |
| NB6L239MNR2G | QFN- $16,3 \times 3 \mathrm{~mm}$ <br> $(P b-F r e e)$ | $3000 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
Resource Reference of Application Notes
AN1405/D - ECL Clock Distribution Techniques
AN1406/D - Designing with PECL (ECL at +5.0 V)
AN1503/D - ECLinPS I/O SPiCE Modeling Kit
AN1504/D - Metastability and the ECLinPS Family
AN1568/D - Interfacing Between LVDS and ECL
AN1672/D - The ECL Translator Guide
AND8001/D - Odd Number Counters Design
AND8002/D - Marking and Date Codes
AND8020/D - Termination of ECL Logic Devices
AND8066/D - Interfacing with ECLinPS
AND8090/D - AC Characteristics of ECL Devices

## PACKAGE DIMENSIONS

QFN16 3x3, 0.5P
CASE 485G
ISSUE F



DETAIL A
ALTERNATE TERMINAL CONSTRUCTIONS

notes:
. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| DIM | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX |
| A | 0.80 | 0.90 | 1.00 |
| A1 | 0.00 | 0.03 | 0.05 |
| A3 | 0.20 REF |  |  |
| b | 0.18 | 0.24 | 0.30 |
| D | 3.00 BSC |  |  |
| D2 | 1.65 | 1.75 | 1.85 |
| E | 3.00 BSC |  |  |
| E2 | 1.65 | 1.75 | 1.85 |
| e | 0.50 BSC |  |  |
| K | 0.18 TYP |  |  |
| L | 0.30 | 0.40 | 0.50 |
| L1 | 0.00 | 0.08 | 0.15 |

DETAIL B
DETAIL B CONSTRUCTIONS

RECOMMENDED

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ECLinPS and ECLinPS MAX are trademarks of Semiconductor Components Industries, LLC (SCILLC).


#### Abstract

ON Semiconductor and (ON) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative


[^0]:    $\ulcorner=$ Low-to-High Transition
    $L=$ High-to-Low Transition

