


1.35V DDR3L SDRAM VLP UDIMM

MT18KDF51272AZ – 4GB

Features

- DDR3L functionality and operations supported as defined in the component data sheet
- 240-pin, unbuffered dual in-line memory module, very low profile (VLP) UDIMM
- Fast data transfer rates: PC3-10600, PC3-8500, or PC3-6400
- 4GB (512 Meg x 72)
- $V_{DD} = 1.35V$ (1.235–1.45V)
- $V_{DD} = 1.5V$ (1.425–1.575V)
- Backward compatible to $V_{DD} = 1.5V \pm 0.075V$
- $V_{DDSPD} = 3.0\text{--}3.6V$
- Supports ECC error detection and correction
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Dual rank
- On-board I²C temperature sensor with integrated serial presence-detect (SPD) EEPROM
- 8 internal device banks
- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the mode register set (MRS)
- Selectable BC4 or BL8 on-the-fly (OTF)
- Gold edge contacts
- Halogen-free
- Fly-by topology
- Terminated control, command, and address bus

Figure 1: 240-Pin VLP UDIMM (MO-269 R/C K)



Options

- Operating temperature
 - Commercial ($0^{\circ}C \leq T_A \leq +70^{\circ}C$)
- Package
 - 240-pin DIMM (halogen-free)
- Frequency/CAS latency
 - 1.5ns @ CL = 9 (DDR3-1333)
 - 1.87ns @ CL = 7 (DDR3-1066)

Marking

- None
- Z
- 1G4
- 1G1

Table 1: Key Timing Parameters

| Speed Grade | Industry Nomenclature | Data Rate (MT/s) | | | | | | t _{RCD} (ns) | t _{RP} (ns) | t _{RC} (ns) |
|-------------|-----------------------|------------------|--------|--------|--------|--------|--------|-----------------------|----------------------|----------------------|
| | | CL = 10 | CL = 9 | CL = 8 | CL = 7 | CL = 6 | CL = 5 | | | |
| -1G4 | PC3-10600 | 1333 | 1333 | 1066 | 1066 | 800 | 667 | 13.125 | 13.125 | 49.125 |
| -1G1 | PC3-8500 | – | – | 1066 | 1066 | 800 | 667 | 13.125 | 13.125 | 50.625 |
| -1G0 | PC3-8500 | – | – | 1066 | – | 800 | 667 | 15 | 15 | 52.5 |
| -80B | PC3-6400 | – | – | – | – | 800 | 667 | 15 | 15 | 52.5 |

Table 2: Addressing

| Parameter | 4GB |
|----------------------|-------------------|
| Refresh count | 8K |
| Row address | 32K A[14:0] |
| Device bank address | 8 BA[2:0] |
| Device configuration | 2Gb (256 Meg x 8) |
| Column address | 1K A[9:0] |
| Module rank address | 2 S#[1:0] |

Table 3: Part Numbers and Timing Parameters – 4GB Modules

Base device: MT41K256M8,¹1.35V 2Gb DDR3L SDRAM

| Part Number ² | Module Density | Configuration | Module Bandwidth | Memory Clock/ Data Rate | Clock Cycles (CL- ^t RCD- ^t RP) |
|--------------------------|----------------|---------------|------------------|----------------------------|---|
| MT18KDF51272AZ-1G4__ | 4GB | 512 Meg x 72 | 10.6 GB/s | 1.5ns/1333 MT/s | 9-9-9 |
| MT18KDF51272AZ-1G1__ | 4GB | 512 Meg x 72 | 8.5 GB/s | 1.87ns/1066 MT/s | 7-7-7 |

- Notes:
1. The data sheet for the base device can be found on Micron's Web site.
 2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes. Example: MT18KDF51272AZ-1G4M1.



Pin Assignments

Table 4: Pin Assignments

| 240-Pin DDR3 UDIMM Front | | | | | | | | 240-Pin DDR3 UDIMM Back | | | | | | | |
|--------------------------|--------------------|-----|-----------------|-----|--------------------|-----|-----------------|-------------------------|-----------------|-----|-----------------|-----|-----------------|-----|--------------------|
| Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol |
| 1 | V _{REFDQ} | 31 | DQ25 | 61 | A2 | 91 | DQ41 | 121 | V _{SS} | 151 | V _{SS} | 181 | A1 | 211 | V _{SS} |
| 2 | V _{SS} | 32 | V _{SS} | 62 | V _{DD} | 92 | V _{SS} | 122 | DQ4 | 152 | DM3 | 182 | V _{DD} | 212 | DM5 |
| 3 | DQ0 | 33 | DQS3# | 63 | CK1 | 93 | DQS5# | 123 | DQ5 | 153 | NC | 183 | V _{DD} | 213 | NC |
| 4 | DQ1 | 34 | DQS3 | 64 | CK1# | 94 | DQS5 | 124 | V _{SS} | 154 | V _{SS} | 184 | CK0 | 214 | V _{SS} |
| 5 | V _{SS} | 35 | V _{SS} | 65 | V _{DD} | 95 | V _{SS} | 125 | DM0 | 155 | DQ30 | 185 | CK0# | 215 | DQ46 |
| 6 | DQ50# | 36 | DQ26 | 66 | V _{DD} | 96 | DQ42 | 126 | NC | 156 | DQ31 | 186 | V _{DD} | 216 | DQ47 |
| 7 | DQS0 | 37 | DQ27 | 67 | V _{REFCA} | 97 | DQ43 | 127 | V _{SS} | 157 | V _{SS} | 187 | EVENT# | 217 | V _{SS} |
| 8 | V _{SS} | 38 | V _{SS} | 68 | NC | 98 | V _{SS} | 128 | DQ6 | 158 | CB4 | 188 | A0 | 218 | DQ52 |
| 9 | DQ2 | 39 | CB0 | 69 | V _{DD} | 99 | DQ48 | 129 | DQ7 | 159 | CB5 | 189 | V _{DD} | 219 | DQ53 |
| 10 | DQ3 | 40 | CB1 | 70 | A10 | 100 | DQ49 | 130 | V _{SS} | 160 | V _{SS} | 190 | BA1 | 220 | V _{SS} |
| 11 | V _{SS} | 41 | V _{SS} | 71 | BA0 | 101 | V _{SS} | 131 | DQ12 | 161 | DM8 | 191 | V _{DD} | 221 | DM6 |
| 12 | DQ8 | 42 | DQS8# | 72 | V _{DD} | 102 | DQS6# | 132 | DQ13 | 162 | NC | 192 | RAS# | 222 | NC |
| 13 | DQ9 | 43 | DQS8 | 73 | WE# | 103 | DQS6 | 133 | V _{SS} | 163 | V _{SS} | 193 | S0# | 223 | V _{SS} |
| 14 | V _{SS} | 44 | V _{SS} | 74 | CAS# | 104 | V _{SS} | 134 | DM1 | 164 | CB6 | 194 | V _{DD} | 224 | DQ54 |
| 15 | DQS1# | 45 | CB2 | 75 | V _{DD} | 105 | DQ50 | 135 | NC | 165 | CB7 | 195 | ODT0 | 225 | DQ55 |
| 16 | DQS1 | 46 | CB3 | 76 | S1# | 106 | DQ51 | 136 | V _{SS} | 166 | V _{SS} | 196 | A13 | 226 | V _{SS} |
| 17 | V _{SS} | 47 | V _{SS} | 77 | ODT1 | 107 | V _{SS} | 137 | DQ14 | 167 | NU | 197 | V _{DD} | 227 | DQ60 |
| 18 | DQ10 | 48 | NC | 78 | V _{DD} | 108 | DQ56 | 138 | DQ15 | 168 | RESET# | 198 | NC | 228 | DQ61 |
| 19 | DQ11 | 49 | NC | 79 | NC | 109 | DQ57 | 139 | V _{SS} | 169 | CKE1 | 199 | V _{SS} | 229 | V _{SS} |
| 20 | V _{SS} | 50 | CKE0 | 80 | V _{SS} | 110 | V _{SS} | 140 | DQ20 | 170 | V _{DD} | 200 | DQ36 | 230 | DM7 |
| 21 | DQ16 | 51 | V _{DD} | 81 | DQ32 | 111 | DQS7# | 141 | DQ21 | 171 | NF | 201 | DQ37 | 231 | NC |
| 22 | DQ17 | 52 | BA2 | 82 | DQ33 | 112 | DQS7 | 142 | V _{SS} | 172 | A14 | 202 | V _{SS} | 232 | V _{SS} |
| 23 | V _{SS} | 53 | NC | 83 | V _{SS} | 113 | V _{SS} | 143 | DM2 | 173 | V _{DD} | 203 | DM4 | 233 | DQ62 |
| 24 | DQS2# | 54 | V _{DD} | 84 | DQS4# | 114 | DQ58 | 144 | NC | 174 | A12 | 204 | NC | 234 | DQ63 |
| 25 | DQS2 | 55 | A11 | 85 | DQS4 | 115 | DQ59 | 145 | V _{SS} | 175 | A9 | 205 | V _{SS} | 235 | V _{SS} |
| 26 | V _{SS} | 56 | A7 | 86 | V _{SS} | 116 | V _{SS} | 146 | DQ22 | 176 | V _{DD} | 206 | DQ38 | 236 | V _{DDSPD} |
| 27 | DQ18 | 57 | V _{DD} | 87 | DQ34 | 117 | SA0 | 147 | DQ23 | 177 | A8 | 207 | DQ39 | 237 | SA1 |
| 28 | DQ19 | 58 | A5 | 88 | DQ35 | 118 | SCL | 148 | V _{SS} | 178 | A6 | 208 | V _{SS} | 238 | SDA |
| 29 | V _{SS} | 59 | A4 | 89 | V _{SS} | 119 | SA2 | 149 | DQ28 | 179 | V _{DD} | 209 | DQ44 | 239 | V _{SS} |
| 30 | DQ24 | 60 | V _{DD} | 90 | DQ40 | 120 | V _{TT} | 150 | DQ29 | 180 | A3 | 210 | DQ45 | 240 | V _{TT} |

Pin Descriptions

The pin description table below is a comprehensive list of all possible pins for all DDR3 modules. All pins listed may not be supported on this module. See Pin Assignments for information specific to this module.

Table 5: Pin Descriptions

| Symbol | Type | Description |
|-----------------|-------------------|---|
| Ax | Input | Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BAx) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. See the Pin Assignments Table for density-specific addressing information. |
| BAx | Input | Bank address inputs: Define the device bank to which an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. |
| CKx, CKx# | Input | Clock: Differential clock inputs. All control, command, and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. |
| CKEx | Input | Clock enable: Enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. |
| DMx | Input | Data mask (x8 devices only): DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH, along with that input data, during a write access. Although DM pins are input-only, DM loading is designed to match that of the DQ and DQS pins. |
| ODTx | Input | On-die termination: Enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to the following pins: DQ, DQS, DQS#, DM, and CB. The ODT input will be ignored if disabled via the LOAD MODE command. |
| Par_In | Input | Parity input: Parity bit for Ax, RAS#, CAS#, and WE#. |
| RAS#, CAS#, WE# | Input | Command inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered. |
| RESET# | Input (LVCMOS) | Reset: RESET# is an active LOW asynchronous input that is connected to each DRAM and the registering clock driver. After RESET# goes HIGH, the DRAM must be reinitialized as though a normal power-up was executed. |
| Sx# | Input | Chip select: Enables (registered LOW) and disables (registered HIGH) the command decoder. |
| SAx | Input | Serial address inputs: Used to configure the temperature sensor/SPD EEPROM address range on the I ² C bus. |
| SCL | Input | Serial clock for temperature sensor/SPD EEPROM: Used to synchronize communication to and from the temperature sensor/SPD EEPROM on the I ² C bus. |
| CBx | I/O | Check bits: Used for system error detection and correction. |
| DQx | I/O | Data input/output: Bidirectional data bus. |
| DQSx, DQSx# | I/O | Data strobe: Differential data strobes. Output with read data; edge-aligned with read data; input with write data; center-aligned with write data. |

Table 5: Pin Descriptions (Continued)

| Symbol | Type | Description |
|--------------------|------------------------|---|
| SDA | I/O | Serial data: Used to transfer addresses and data into and out of the temperature sensor/SPD EEPROM on the I ² C bus. |
| TDQSx, TDQSx# | Output | Redundant data strobe (x8 devices only): TDQS is enabled/disabled via the LOAD MODE command to the extended mode register (EMR). When TDQS is enabled, DM is disabled and TDQS and TDQS# provide termination resistance; otherwise, TDQS# are no function. |
| Err_Out# | Output (open drain) | Parity error output: Parity error found on the command and address bus. |
| EVENT# | Output (open drain) | Temperature event: The EVENT# pin is asserted by the temperature sensor when critical temperature thresholds have been exceeded. |
| V _{DD} | Supply | Power supply: 1.35V (1.283–1.45V) backward-compatible to 1.5V (1.425–1.575V). The component V _{DD} and V _{DDQ} are connected to the module V _{DD} . |
| V _{DDSPD} | Supply | Temperature sensor/SPD EEPROM power supply: 3.0–3.6V. |
| V _{REFCA} | Supply | Reference voltage: Control, command, and address V _{DD} /2. |
| V _{REFDQ} | Supply | Reference voltage: DQ, DM V _{DD} /2. |
| V _{SS} | Supply | Ground. |
| V _{TT} | Supply | Termination voltage: Used for control, command, and address V _{DD} /2. |
| NC | – | No connect: These pins are not connected on the module. |
| NF | – | No function: These pins are connected within the module, but provide no functionality. |

DQ Map

Table 6: Component-to-Module DQ Map

| Component Reference Number | Component DQ | Module DQ | Module Pin Number | Component Reference Number | Component DQ | Module DQ | Module Pin Number |
|----------------------------|--------------|-----------|-------------------|----------------------------|--------------|-----------|-------------------|
| U1 | 0 | 6 | 128 | U2 | 0 | 14 | 137 |
| | 1 | 5 | 123 | | 1 | 13 | 132 |
| | 2 | 7 | 129 | | 2 | 15 | 138 |
| | 3 | 4 | 122 | | 3 | 12 | 131 |
| | 4 | 2 | 9 | | 4 | 10 | 18 |
| | 5 | 0 | 3 | | 5 | 8 | 12 |
| | 6 | 3 | 10 | | 6 | 11 | 19 |
| | 7 | 1 | 4 | | 7 | 9 | 13 |
| U3 | 0 | 22 | 146 | U4 | 0 | 30 | 155 |
| | 1 | 21 | 141 | | 1 | 29 | 150 |
| | 2 | 23 | 147 | | 2 | 31 | 156 |
| | 3 | 20 | 140 | | 3 | 28 | 149 |
| | 4 | 18 | 27 | | 4 | 26 | 36 |
| | 5 | 16 | 21 | | 5 | 24 | 30 |
| | 6 | 19 | 28 | | 6 | 27 | 37 |
| | 7 | 17 | 22 | | 7 | 25 | 31 |
| U5 | 0 | CB6 | 164 | U6 | 0 | 38 | 206 |
| | 1 | CB5 | 159 | | 1 | 37 | 201 |
| | 2 | CB7 | 165 | | 2 | 39 | 207 |
| | 3 | CB4 | 158 | | 3 | 36 | 200 |
| | 4 | CB2 | 45 | | 4 | 34 | 87 |
| | 5 | CB0 | 39 | | 5 | 32 | 81 |
| | 6 | CB3 | 46 | | 6 | 35 | 88 |
| | 7 | CB1 | 40 | | 7 | 33 | 82 |
| U7 | 0 | 46 | 215 | U8 | 0 | 54 | 224 |
| | 1 | 45 | 210 | | 1 | 53 | 219 |
| | 2 | 47 | 216 | | 2 | 55 | 225 |
| | 3 | 44 | 209 | | 3 | 52 | 218 |
| | 4 | 42 | 96 | | 4 | 50 | 105 |
| | 5 | 40 | 90 | | 5 | 48 | 99 |
| | 6 | 43 | 97 | | 6 | 51 | 106 |
| | 7 | 41 | 91 | | 7 | 49 | 100 |



Table 6: Component-to-Module DQ Map (Continued)

| Component Reference Number | Component DQ | Module DQ | Module Pin Number | Component Reference Number | Component DQ | Module DQ | Module Pin Number |
|----------------------------|--------------|-----------|-------------------|----------------------------|--------------|-----------|-------------------|
| U9 | 0 | 62 | 233 | U11 | 0 | 61 | 228 |
| | 1 | 61 | 228 | | 1 | 62 | 233 |
| | 2 | 63 | 234 | | 2 | 60 | 227 |
| | 3 | 60 | 227 | | 3 | 63 | 234 |
| | 4 | 58 | 114 | | 4 | 57 | 109 |
| | 5 | 56 | 108 | | 5 | 59 | 115 |
| | 6 | 59 | 115 | | 6 | 56 | 108 |
| | 7 | 57 | 109 | | 7 | 58 | 114 |
| U12 | 0 | 53 | 219 | U13 | 0 | 45 | 210 |
| | 1 | 54 | 224 | | 1 | 46 | 215 |
| | 2 | 52 | 218 | | 2 | 44 | 209 |
| | 3 | 55 | 225 | | 3 | 47 | 216 |
| | 4 | 49 | 100 | | 4 | 41 | 91 |
| | 5 | 51 | 106 | | 5 | 43 | 97 |
| | 6 | 48 | 99 | | 6 | 40 | 90 |
| | 7 | 50 | 105 | | 7 | 42 | 96 |
| U14 | 0 | 37 | 201 | U15 | 0 | CB5 | 159 |
| | 1 | 38 | 206 | | 1 | CB6 | 164 |
| | 2 | 36 | 200 | | 2 | CB4 | 158 |
| | 3 | 39 | 207 | | 3 | CB7 | 165 |
| | 4 | 33 | 82 | | 4 | CB1 | 40 |
| | 5 | 35 | 88 | | 5 | CB3 | 46 |
| | 6 | 32 | 81 | | 6 | CB0 | 39 |
| | 7 | 34 | 87 | | 7 | CB2 | 45 |
| U16 | 0 | 29 | 150 | U17 | 0 | 21 | 141 |
| | 1 | 30 | 155 | | 1 | 22 | 146 |
| | 2 | 28 | 149 | | 2 | 20 | 140 |
| | 3 | 31 | 156 | | 3 | 23 | 147 |
| | 4 | 25 | 31 | | 4 | 17 | 22 |
| | 5 | 27 | 37 | | 5 | 19 | 28 |
| | 6 | 24 | 30 | | 6 | 16 | 21 |
| | 7 | 26 | 36 | | 7 | 18 | 27 |




Table 6: Component-to-Module DQ Map (Continued)

| Component Reference Number | Component DQ | Module DQ | Module Pin Number | Component Reference Number | Component DQ | Module DQ | Module Pin Number |
|----------------------------|--------------|-----------|-------------------|----------------------------|--------------|-----------|-------------------|
| U18 | 0 | 13 | 132 | U19 | 0 | 5 | 123 |
| | 1 | 14 | 137 | | 1 | 6 | 128 |
| | 2 | 12 | 131 | | 2 | 4 | 122 |
| | 3 | 15 | 138 | | 3 | 7 | 129 |
| | 4 | 9 | 13 | | 4 | 1 | 4 |
| | 5 | 11 | 19 | | 5 | 3 | 10 |
| | 6 | 8 | 12 | | 6 | 0 | 3 |
| | 7 | 10 | 18 | | 7 | 2 | 9 |

Functional Block Diagram

Figure 2: Functional Block Diagram



Note: 1. The ZQ ball on each DDR3 component is connected to an external $240\Omega \pm 1\%$ resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.

General Description

DDR3 SDRAM modules are high-speed, CMOS dynamic random access memory modules that use internally configured 8-bank DDR3 SDRAM devices. DDR3 SDRAM modules use DDR architecture to achieve high-speed operation. DDR3 architecture is essentially a $8n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR3 SDRAM module effectively consists of a single $8n$ -bit-wide, one-clock-cycle data transfer at the internal DRAM core and eight corresponding n -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

DDR3 modules use two sets of differential signals: DQS, DQS# to capture data and CK and CK# to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and provide precise crossing points to capture input signals.

Fly-By Topology

DDR3 modules use faster clock speeds than earlier DDR technologies, making signal quality more important than ever. For improved signal quality, the clock, control, command, and address buses have been routed in a fly-by topology, where each clock, control, command, and address pin on each DRAM is connected to a single trace and terminated (rather than a tree structure, where the termination is off the module near the connector). Inherent to fly-by topology, the timing skew between the clock and DQS signals can be easily accounted for by using the write-leveling feature of DDR3.

Temperature Sensor with Serial Presence-Detect EEPROM

Thermal Sensor Operations

The temperature from the integrated thermal sensor is monitored and converts into a digital word via the I²C bus. System designers can use the user-programmable registers to create a custom temperature-sensing solution based on system requirements. Programming and configuration details comply with JEDEC standard No. 21-C page 4.7-1, "Definition of the TSE2002av, Serial Presence Detect with Temperature Sensor."

Serial Presence-Detect EEPROM Operation

DDR3 SDRAM modules incorporate serial presence-detect. The SPD data is stored in a 256-byte EEPROM. The first 128 bytes are programmed by Micron to comply with JEDEC standard JC-45, "Appendix X: Serial Presence Detect (SPD) for DDR3 SDRAM Modules." These bytes identify module-specific timing parameters, configuration information, and physical attributes. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device occur via a standard I²C bus using the DIMM's SCL (clock) SDA (data), and SA (address) pins. Write protect (WP) is connected to V_{SS}, permanently disabling hardware write protection. For further information refer to Micron technical note TN-04-42, "Memory Module Serial Presence-Detect."

Electrical Specifications

Stresses greater than those listed may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in each device's data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 7: Absolute Maximum Ratings

| Symbol | Parameter | Min | Max | Units |
|-------------------|--|------|-------|-------|
| V_{DD} | V_{DD} supply voltage relative to V_{SS} | -0.4 | 1.975 | V |
| V_{IN}, V_{OUT} | Voltage on any pin relative to V_{SS} | -0.4 | 1.975 | V |

Table 8: Operating Conditions

| Symbol | Parameter | Min | Nom | Max | Unit | Notes | |
|-----------------|--|-------------------------------------|---------------------|------------------------------------|------|--------------------|---------|
| V_{DD} | V_{DD} supply voltage | 1.283 | 1.35 | 1.45 | V | | |
| | | 1.425 | 1.5 | 1.575 | V | 1 | |
| $V_{REFCA(DC)}$ | Input reference voltage command/address bus | $0.49 \times V_{DD}$ | $0.5 \times V_{DD}$ | $0.51 \times V_{DD}$ | V | | |
| $V_{REFDQ(DC)}$ | I/O reference voltage DQ bus | $0.49 \times V_{DD}$ | $0.5 \times V_{DD}$ | $0.51 \times V_{DD}$ | V | | |
| I_{VTT} | Termination reference current from V_{TT} | -600 | - | 600 | mA | | |
| V_{TT} | Termination reference voltage (DC) – command/address bus | $0.49 \times V_{DD} - 20\text{mV}$ | $0.5 \times V_{DD}$ | $0.51 \times V_{DD} + 20\text{mV}$ | V | 2 | |
| I_I | Input leakage current; Any input $0V \leq V_{IN} \leq V_{DD}$; V_{REF} input $0V \leq V_{IN} \leq 0.95V$ (All other pins not under test = 0V) | Address inputs, RAS#, CAS#, WE#, BA | -36 | 0 | 36 | μA | |
| | | S#, CKE, ODT, CK, CK# | -18 | 0 | 18 | | |
| | | DM | -4 | 0 | 4 | | |
| I_{OZ} | Output leakage current; $0V \leq V_{OUT} \leq V_{DDQ}$; DQ and ODT are disabled; ODT is HIGH | DQ, DQS, DQS# | -10 | 0 | 10 | μA | |
| I_{VREF} | V_{REF} supply leakage current; $V_{REFDQ} = V_{DD}/2$ or $V_{REFCA} = V_{DD}/2$ (All other pins not under test = 0V) | | -18 | 0 | 18 | μA | |
| T_A | Module ambient operating temperature | Commercial | 0 | - | 70 | $^{\circ}\text{C}$ | 3, 4 |
| T_C | DDR3 SDRAM component case operating temperature | Commercial | 0 | - | 95 | $^{\circ}\text{C}$ | 3, 4, 5 |

Notes: 1. Module is backward-compatible with 1.5V operation. Refer to device specification for details and operation guidance.



4GB(x72, ECC, DR) 240-Pin 1.35V DDR3L VLP UDIMM Electrical Specifications

2. V_{TT} termination voltage in excess of the stated limit will adversely affect the command and address signals' voltage margin and will reduce timing margins.
3. T_A and T_C are simultaneous requirements.
4. For further information, refer to technical note TN-00-08: "Thermal Applications," available on Micron's Web site.
5. The refresh rate is required to double when $85^{\circ}\text{C} < T_C \leq 95^{\circ}\text{C}$.

DRAM Operating Conditions

Recommended AC operating conditions are given in the DDR3 component data sheets. Component specifications are available on Micron's Web site. Module speed grades correlate with component speed grades, as shown below.

Table 9: Module and Component Speed Grades

DDR3 components may exceed the listed module speed grades; module may not be available in all listed speed grades

| Module Speed Grade | Component Speed Grade |
|--------------------|-----------------------|
| -1G9 | -107 |
| -1G6 | -125 |
| -1G4 | -15E |
| -1G1 | -187E |
| -1G0 | -187 |
| -80C | -25E |
| -80B | -25 |

Design Considerations

Simulations

Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system's memory bus to ensure adequate signal integrity of the entire memory system.

Power

Operating voltages are specified at the DRAM, not at the edge connector of the module. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.

I_{DD} Specifications

Table 10: DDR3 I_{DD} Specifications and Conditions – 4GB (Die Revision M)

Values are for the MT41K256M8 DDR3L SDRAM only and are computed from values specified in the 1.35V 2Gb (256 Meg x 8) component data sheet

| Parameter | Symbol | 1333 | 1066 | Units |
|---|---------------------------------|------|------|-------|
| Operating current 0: One bank ACTIVATE-to-PRECHARGE | I _{DD0} ¹ | 603 | 558 | mA |
| Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE | I _{DD1} ¹ | 738 | 693 | mA |
| Precharge power-down current: Slow exit | I _{DD2P0} ² | 216 | 216 | mA |
| Precharge power-down current: Fast exit | I _{DD2P1} ² | 504 | 414 | mA |
| Precharge quiet standby current | I _{DD2Q} ² | 504 | 414 | mA |
| Precharge standby current | I _{DD2N} ² | 540 | 450 | mA |
| Precharge standby ODT current | I _{DD2NT} ² | 423 | 378 | mA |
| Active power-down current | I _{DD3P} ² | 756 | 666 | mA |
| Active standby current | I _{DD3N} ² | 846 | 756 | mA |
| Burst read operating current | I _{DD4R} ¹ | 1233 | 1098 | mA |
| Burst write operating current | I _{DD4W} ¹ | 1098 | 963 | mA |
| Refresh current | I _{DD5B} ¹ | 1773 | 1728 | mA |
| Self refresh temperature current: MAX T _C = 85°C | I _{DD6} ² | 216 | 216 | mA |
| Self refresh temperature current (SRT-enabled): MAX T _C = 95°C | I _{DD6ET} ² | 270 | 270 | mA |
| All banks interleaved read current | I _{DD7} ¹ | 1953 | 1818 | mA |
| Reset current | I _{DD8} ² | 252 | 252 | mA |

- Notes: 1. One module rank in the active I_{DD}; the other rank in I_{DD2P0} (slow exit).
2. All ranks in this I_{DD} condition.



Temperature Sensor with Serial Presence-Detect EEPROM

The temperature sensor continuously monitors the module's temperature and can be read back at any time over the I²C bus shared with the SPD EEPROM. Refer to JEDEC standard No. 21-C page 4.7-1, "Definition of the TSE2002av, Serial Presence Detect with Temperature Sensor."

Serial Presence-Detect

For the latest SPD data, refer to Micron's SPD page: www.micron.com/SPD.

Table 11: Temperature Sensor with SPD EEPROM Operating Conditions

| Parameter/Condition | Symbol | Min | Max | Units |
|--|--------------------|------|------------------------|-------|
| Supply voltage | V _{DDSPD} | 3.0 | 3.6 | V |
| Supply current: V _{DD} = 3.3V | I _{DD} | – | 2.0 | mA |
| Input high voltage: Logic 1; SCL, SDA | V _{IH} | 1.45 | V _{DDSPD} + 1 | V |
| Input low voltage: Logic 0; SCL, SDA | V _{IL} | – | 0.55 | V |
| Output low voltage: I _{OUT} = 2.1mA | V _{OL} | – | 0.4 | V |
| Input current | I _{IN} | –5.0 | 5.0 | μA |
| Temperature sensing range | – | –40 | 125 | °C |
| Temperature sensor accuracy (class B) | – | –1.0 | 1.0 | °C |

Table 12: Temperature Sensor and EEPROM Serial Interface Timing

| Parameter/Condition | Symbol | Min | Max | Units |
|---|---------------------|-----|------|-------|
| Time bus must be free before a new transition can start | t _{BUF} | 4.7 | – | μs |
| SDA fall time | t _F | 20 | 300 | ns |
| SDA rise time | t _R | – | 1000 | ns |
| Data hold time | t _{HD:DAT} | 200 | 900 | ns |
| Start condition hold time | t _{H:STA} | 4.0 | – | μs |
| Clock HIGH period | t _{HIGH} | 4.0 | 50 | μs |
| Clock LOW period | t _{LOW} | 4.7 | – | μs |
| SCL clock frequency | t _{SCL} | 10 | 100 | kHz |
| Data setup time | t _{SU:DAT} | 250 | – | ns |
| Start condition setup time | t _{SU:STA} | 4.7 | – | μs |
| Stop condition setup time | t _{SU:STO} | 4.0 | – | μs |

EVENT# Pin

The temperature sensor also adds the EVENT# pin (open-drain). Not used by the SPD EEPROM, EVENT# is a temperature sensor output used to flag critical events that can be set up in the sensor's configuration register.

EVENT# has three defined modes of operation: interrupt mode, compare mode, and critical temperature mode. Event thresholds are programmed in the 0x01 register using a hysteresis. The alarm window provides a comparison window, with upper and lower limits set in the alarm upper boundary register and the alarm lower boundary register, respectively. When the alarm window is enabled, EVENT# will trigger whenever the temperature is outside the MIN or MAX values set by the user.


The interrupt mode enables software to reset EVENT# after a critical temperature threshold has been detected. Threshold points are set in the configuration register by the user. This mode triggers the critical temperature limit and both the MIN and MAX of the temperature window.

The compare mode is similar to the interrupt mode, except EVENT# cannot be reset by the user and returns to the logic HIGH state only when the temperature falls below the programmed thresholds.

Critical temperature mode triggers EVENT# only when the temperature has exceeded the programmed critical trip point. When the critical trip point has been reached, the temperature sensor goes into comparator mode, and the critical EVENT# cannot be cleared through software.

Module Dimensions

Figure 3: 240-Pin DDR3 UDIMM



- Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.
2. The dimensional diagram is for reference only.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900
www.micron.com/productsupport Customer Comment Line: 800-932-4992
 Micron and the Micron logo are trademarks of Micron Technology, Inc.
 All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.