Analog Switch, Dual SPDT, Ultra-Low Resistance

The NLAS4684 is an advanced CMOS analog switch fabricated in Sub–micron silicon gate CMOS technology. The device is a dual Independent Single Pole Double Throw (SPDT) switch featuring Ultra–Low R_{ON} of 0.5 Ω , for the Normally Closed (NC) switch, and 0.8 Ω for the Normally Opened switch (NO) at 2.7 V.

The part also features guaranteed Break Before Make switching, assuring the switches never short the driver.

The NLAS4684 is available in a 2.0 x 1.5 mm bumped die array. The pitch of the solder bumps is 0.5 mm for easy handling.

Features

- Ultra-Low R_{ON}, $< 0.5 \Omega$ at 2.7 V
- Threshold Adjusted to Function with 1.8 V Control at V_{CC} = 2.7–3.3 V
- Single Supply Operation from 1.8–5.5 V
- Tiny 2 x 1.5 mm Bumped Die
- Low Crosstalk, < 83 dB at 100 kHz
- Full 0-V_{CC} Signal Handling Capability
- High Isolation, -65 dB at 100 kHz
- Low Standby Current, < 50 nA
- Low Distortion, < 0.14% THD
- R_{ON} Flatness of 0.15 Ω
- Pin for Pin Replacement for MAX4684
- High Continuous Current Capability
 ± 300 mA Through Each Switch
- Large Current Clamping Diodes at Analog Inputs ± 300 mA Continuous Current Capability
- Pb-Free Packages are Available

Applications

- Cell Phone
- Speaker Switching
- Power Switching
- Modems
- Automotive



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



Microbump-10 CASE 489AA





DFN10 CASE 485C





Micro10 CASE 846B



A = Assembly Location

L = Wafer Lot Y = Year WW, W = Work Week • = Pb-Free Package

(Note: Microdot may be in either location)

FUNCTION TABLE

IN 1, 2	NO 1, 2	NC 1, 2
0	OFF	ON
1	ON	OFF

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.




Figure 1. Pin Connections and Logic Diagram (DFN10 and Micro10)




Figure 2. Pin Connections and Logic Diagram (Microbump-10)

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Positive DC Supply Voltage	-0.5 to +7.0	V
V _{IS}	Analog Input Voltage (V _{NO} , V _{NC} , or V _{COM})	$-0.5 \le V_{IS} \le V_{CC} + 0.5$	V
V _{IN}	Digital Select Input Voltage	$-0.5 \le V_{ } \le +7.0$	V
I _{anl1}	Continuous DC Current from COM to NC/NO	±300	mA
I _{anl-pk 1}	Peak Current from COM to NC/NO, 10 duty cycle (Note 1)	± 500	mA
I _{clmp}	Continuous DC Current into COM/NO/NC	±300	mA
I _{clmp 1}	Peak Current into Input Clamp Diodes at COM/NC/NO	±500	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V _{CC}	DC Supply Voltage		1.8	5.5	V
V _{IN}	Digital Select Input Voltage		GND	5.5	V
V _{IS}	Analog Input Voltage (NC, NO, COM)		GND	V _{CC}	V
T _A	Operating Temperature Range		-55	+ 125	°C
t _r , t _f	Input Rise or Fall Time, SELECT $V_{CC} = 3$. $V_{CC} = 5$.	3 V ± 0.3 V 0 V ± 0.5 V	0 0	100 20	ns/V
ESD	Human Body Model - All Pins			5	kV

DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

				Guaran	teed Limi	t	
Symbol	Parameter	Condition	V _{CC} ± 10%	-55°C to 25°C	<85°C	<125°C	Unit
V _{IH}	Minimum High-Level Input		2.0	1.4	1.4	1.4	V
	Voltage, Select Inputs		2.5	1.4	1.4	1.4	
	(Figure 9)		3.0	1.4	1.4	1.4	
			5.0	2.0	2.0	2.0	
V _{IL}	Maximum Low-Level Input		2.0	0.5	0.5	0.5	V
	Voltage, Select Inputs		2.5	0.5	0.5	0.5	
	(Figure 9)		3.0	0.5	0.5	0.5	
			5.0	0.8	0.8	0.8	
I _{IN}	Maximum Input Leakage Current, Select Inputs	V _{IN} = 5.5 V or GND	5.5	± 1.0	± 1.0	± 1.0	μΑ
l _{OFF}	Power Off Leakage Current	V _{IN} = 5.5 V or GND	0	±10	±10	±10	μΑ
I _{CC}	Maximum Quiescent Supply Current (Note 2)	Select and $V_{IS} = V_{CC}$ or GND	5.5	± 180	± 200	± 200	nA

2. Guaranteed by design.

^{1.} Defined as 10% ON, 90% off duty cycle.

DC ELECTRICAL CHARACTERISTICS - Analog Section

					Guaran	teed Ma	ximum	Limit		
				-55°C	to 25°C	<8	5°C	< 12	25°C	
Symbol	Parameter	Condition	V _{CC} ± 10%	Min	Max	Min	Max	Min	Max	Unit
R _{ON} (NC)	NC "ON" Resistance (Note 3)	$\begin{aligned} &V_{IN} \leq V_{IL} \\ &V_{IS} = GND \text{ to } V_{CC} \\ &I_{IN}I \leq 100 \text{ mA} \end{aligned}$	2.5 3.0 5.0		0.6 0.5 0.4		0.7 0.5 0.4		0.8 0.5 0.5	Ω
R _{ON} (NO)	NO "ON" Resistance (Note 3)	$\begin{split} &V_{IN} \geq V_{IH} \\ &V_{IS} = \text{GND to } V_{CC} \\ &I_{IN}I \leq 100 \text{ mA} \end{split}$	2.5 3.0 5.0		1.0 0.8 0.8		1.0 0.8 0.8		1.0 1.0 0.9	Ω
R _{FLAT (NC)}	NC_On-Resistance Flatness (Notes 3, 5)	I _{COM} = 100 mA V _{IS} = 0 to V _{CC}	2.5 3.0 5.0		0.15 0.15 0.15		0.15 0.15 0.15		0.15 0.15 0.15	Ω
R _{FLAT (NO)}	NO_On-Resistance Flatness (Notes 3, 5)	I _{COM} = 100 mA V _{IS} = 0 to V _{CC}	2.5 3.0 5.0		0.35 0.35 0.35		0.35 0.35 0.35		0.35 0.35 0.35	Ω
ΔR _{ON}	On-Resistance Match Between Channels (Notes 3 and 4)	$\begin{split} &V_{IS} = 1.3 \text{ V;} \\ &I_{COM} = 100 \text{ mA} \\ &V_{IS} = 1.5 \text{ V;} \\ &I_{COM} = 100 \text{ mA} \\ &V_{IS} = 2.8 \text{ V;} \\ &I_{COM} = 100 \text{ mA} \end{split}$	2.5 3.0 5.0		0.18 0.06 0.06		0.18 0.06 0.06		0.18 0.06 0.06	Ω
I _{NC(OFF)} I _{NO(OFF)}	NC or NO Off Leakage Current (Figure 13) (Note 3)	$\begin{aligned} V_{IN} &= V_{IL} \text{ or } V_{IH} \\ V_{NO} \text{ or } V_{NC} &= 1.0 \\ V_{COM} &= 4.5 \text{ V} \end{aligned}$	5.5	-1	1	-10	10	-100	100	nA
I _{COM(ON)}	COM ON Leakage Current (Figure 13) (Note 3)	$\begin{aligned} &V_{IN} = V_{IL} \text{ or } V_{IH} \\ &V_{NO} \text{ 1.0 V or 4.5 V with} \\ &V_{NC} \text{ floating or} \\ &V_{NC} \text{ 1.0 V or 4.5 V with} \\ &V_{NO} \text{ floating} \\ &V_{COM} = 1.0 \text{ V or 4.5 V} \end{aligned}$	5.5	-2	2	-20	20	-200	200	nA

Guaranteed by design. Resistance measurements do not include test circuit or package resistance.
 ΔR_{ON =} R_{ON(MAX)} - R_{ON(MIN)} between NC1 and NC2 or between NO1 and NO2.
 Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$) (Typical characteristics are at 25°C)


				Guaranteed Maximum Limit								
			v _{cc}	V _{IS}	- 55	5°C to 2	25°C	<8	5°C	< 12	25°C	
Symbol	Parameter	Test Conditions	(V)	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{ON}	Turn-On Time	$R_L = 50 \Omega, C_L = 35 pF$	2.5	1.3			60		70		70	ns
		(Figures 4 and 5)	3.0	1.5			50		60		60	
			5.0	2.8			30		35		35	
t _{OFF}	Turn-Off Time	$R_L = 50 \Omega, C_L = 35 pF$	2.5	1.3			50		55		55	ns
		(Figures 4 and 5)	3.0	1.5			40		50		50	
			5.0	2.8			30		35		35	
t _{BBM}	Minimum Break-Before-Make Time (Note 6)	$\begin{aligned} &V_{IS} = 3.0 \\ &R_L = 300~\Omega,~C_L = 35~pF \\ &(\text{Figure 3}) \end{aligned}$	3.0	1.5	2	15						ns

		Typical @ 25, V _{CC} = 5.0 V	
C _{NC} Off C _{NO} Off C _{NC} On C _{NO} On	NC Off Capacitance, f = 1 MHz NO Off Capacitance, f = 1 MHz NC On Capacitance, f = 1 MHz NO On Capacitance, f = 1 MHz	102 104 322 330	pF

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

			v _{cc}	Typical	
Symbol	Parameter	Condition	v	25°C	Unit
BW	Maximum On-Channel -3dB Bandwidth or Minimum Frequency Response	V_{IN} = 0 dBm NC V_{IN} centered between V_{CC} and GND (Figure 6) NO	3.0	6.5 9.5	MHz
V _{ONL}	Maximum Feed-through On Loss	V _{IN} = 0 dBm @ 100 kHz to 50 MHz V _{IN} centered between V _{CC} and GND (Figure 6)	3.0	-0.05	dB
V _{ISO}	Off-Channel Isolation (Note 7)	$f = 100 \text{ kHz}$; $V_{IS} = 1 \text{ V RMS}$; $C_L = 5 \text{ nF}$ V_{IN} centered between V_{CC} and GND(Figure 6)	3.0	-65	dB
Q	Charge Injection Select Input to Common I/O (Figures 10 and 11)	$V_{IN} = V_{CC \text{ to}} \text{ GND, } R_{IS} = 0 \Omega, C_L = 1 \text{ nF}$ Q = $C_L - \Delta V_{OUT}$ (Figure 7)	3.0	15	рC
THD	Total Harmonic Distortion THD + Noise (Figure 9)	F_{IS} = 20 Hz to 100 kHz, R_L = R_{gen} = 600 Ω , C_L = 50 pF V_{IS} = 1 V RMS	3.0	0.14	%
VCT	Channel-to-Channel Crosstalk	f = 100 kHz; V_{IS} = 1 V RMS, C_L = 5 pF, R_L = 50 Ω V_{IN} centered between V_{CC} and GND (Figure 6)	3.0	-83	dB

^{6. -55°}C specifications are guaranteed by design.
7. Off-Channel Isolation = 20log10 (Vcom/Vno) (See Figure 6).







Figure 3. t_{BBM} (Time Break-Before-Make)







Figure 4. t_{ON}/t_{OFF}







Figure 5. t_{ON}/t_{OFF}



Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. $V_{\rm ISO}$, Bandwidth and $V_{\rm ONL}$ are independent of the input signal direction.

$$V_{ISO}$$
 = Off Channel Isolation = 20 Log $\left(\frac{V_{OUT}}{V_{IN}}\right)$ for V_{IN} at 100 kHz

$$V_{ONL}$$
 = On Channel Loss = 20 Log $\left(\frac{V_{OUT}}{V_{IN}}\right)$ for V_{IN} at 100 kHz to 50 MHz

Bandwidth (BW) = the frequency 3 dB below V_{ONL}

 V_{CT} = Use V_{ISO} setup and test to all other switch analog input/outputs terminated with 50 Ω

Figure 6. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/V_{ONL}




Figure 7. Charge Injection: (Q)




Figure 8. Total Harmonic Distortion Plus Noise Versus Frequency




Figure 9. Voltage in Threshold on Logic Pins




Figure 10. Charge Injection versus Vis




Figure 11. T-on / T-off Time versus Temperature




Figure 12. T-on / T-off Time versus Temperature




Figure 13. NO/NC Current Leakage Off and On, V_{CC} = 5 V




Figure 14. I_{CC} Current Leakage versus Temperature V_{CC} = 5.5 V




Figure 15. NC On-Resistance versus COM Voltage




Figure 16. NO On-Resistance versus COM Voltage




Figure 17. NC On-Resistance versus COM Voltage




Figure 18. NO On-Resistance versus COM Voltage




Figure 19. NC On-Resistance versus COM Voltage




Figure 20. NC On-Resistance versus COM Voltage




Figure 21. NC On-Resistance versus COM Voltage




Figure 22. NO On-Resistance versus COM Voltage




Figure 23. NC Bandwidth and Phase Shift versus Frequency




Figure 24. NO Bandwidth and Phase Shift versus Frequency




Figure 25. NC Off Isolation and Crosstalk




Figure 26. NO Off Isolation and Crosstalk

ORDERING INFORMATION

Device	Package	Shipping†
NLAS4684FCT1	Microbump-10	3000 / Tape & Reel
NLAS4684FCT1G	Microbump-10 (Pb-Free)	3000 / Tape & Reel
NLAS4684FCTCG	Microbump-10 (Pb-Free)	3000 / Tape & Reel
NLAS4684MNR2	DFN10	3000 / Tape & Reel
NLAS4684MNR2G	DFN10 (Pb-Free)	3000 / Tape & Reel
NLAS4684MR2	Micro10	4000 / Tape & Reel
NLAS4684MR2G	Micro10 (Pb-Free)	4000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

TOP VIEW

PIN 1

REFERENCE






Α В

F

DATE 16 DEC 2021

NOTES:

- DIMENSION AND TOLERANCING PER ASME Y14.5, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- TERMINAL 6 MAY HAVE MOLD COMPOUND MATERIAL ALONG SIDE EDGE. MOLD FLASH MAY NOT EXCEED 30 MICRONS ONTO BOTTOM SURFACE OF TERMINAL
- 6. FOR DEVICE OPN CONTAINING W OPTION, DETAIL A AND DETAIL B ALTERNATE CONSTRUCTIONS ARE NOT APPLICABLE. WETTABLE FLANK CONSTRUCTION IS DETAIL B AS SHOWN ON SIDE VIEW OF PACKAGE.





10X b

0.05 C NOTE 3


Φ

	MILLIMETERS			
DIM	MIN.	N□M.	MAX.	
Α	0.80	0.90	1.00	
A1	0.00		0.05	
A3		0.20 REF		
b	0.18	0.23	0.30	
D	2.90	3.00	3.10	
D2	2.40	2.50	2.60	
Ε	2.90	3.00	3.10	
E2	1.70	1.80	1.90	
e		0.50 BSC	;	
К	0.20 REF			
L	0.30	0.40	0.50	
L1			0.03	





DETAIL A ALTERNATE CONSTRUCTION



RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the $\square N$ Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GEN	IERIC
MARKING	DIAGRAM*

BOTTOM VIEW

10

XXXXX XXXXX ALYW=

XXXXX = Specific Device Code

Α = Assembly Location

L = Wafer Lot Υ = Year W = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98AON03161D Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** DFN10, 3X3 MM, 0.5 MM PITCH PAGE 1 OF 1

onsemi and Onsemi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.





10 PIN FLIP-CHIP CASE 489AA-01 **ISSUE A**




SCALE 4:1









DATE 04 MAY 2004

NOTES:

- DIMENSIONING AND TOLERANCING
- PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION:
 MILLIMETERS.
 3. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

	MILLIMETERS			
DIM	MIN	MAX		
Α		0.650		
A1	0.210	0.270		
A2	0.280	0.380		
D	1.965	BSC		
Е	1.465	BSC		
b	0.250	0.350		
е	0.500 BSC			
D1	1.500 BSC			
E1	1.000	BSC		

GENERIC MARKING DIAGRAM*



= Specific Device Code xxxx

YY = Year WW = Work Week

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot " •", may or may not be present.

DOCUMENT NUMBER:	98AON12946D Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	10 PIN FLIP-CHIP		PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



Micro10 CASE 846B-03 ISSUE D

DATE 07 DEC 2004

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION "A" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURS SHALL NOT BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- PER SIDE.

 DIMENSION "B" DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION
 SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

 846B-01 OBSOLETE. NEW STANDARD
 846B-02

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.114	0.122
В	2.90	3.10	0.114	0.122
С	0.95	1.10	0.037	0.043
D	0.20	0.30	0.008	0.012
G	0.50 BSC		0.020 BSC	
Н	0.05	0.15	0.002	0.006
J	0.10	0.21	0.004	0.008
K	4.75	5.05	0.187	0.199
L	0.40	0.70	0.016	0.028


GENERIC MARKING DIAGRAM*




XXXX	= Device Code
Α	= Assembly Location
Υ	= Year
W	= Work Week
•	= Pb-Free Package


*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

< -A- > PIN 1 ID D 8 PL | ⊕ | 0.08 (0.003) M | T | B S | A S





SOLDERING FOOTPRINT



DOCUMENT NUMBER:	98AON03799D	Electronic versions are uncontrolled except when
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped
NEW STANDARD:		"CONTROLLED COPY" in red.
DESCRIPTION:	Micro10	PAGE 1 OF 2

ON	Semi	condu	ictor®
----	------	-------	--------



DOCUMENT NUMBER: 98AON03799D

PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION. REQ BY J. HOSKINS.	09 NOV 2000
Α	DIM "D" WAS 0.25-0.4MM/0.10-0.016IN. ADDED NOTE 5. USED ON: WAS 10 LEAD TSSOP, PITCH 0.65 REQ BY J. HOSKINS.	13 NOV 2000
В	CHANGED "USED ON" WAS: 10 LEAD TSSOP, PITCH 0.50MM. REQ BY A. HAMID.	11 JUL 2001
С	CHANGED "D" DIMENSION MAX FROM 0.35 TO 0.30MM AND 0.014 TO 0.012IN. REQ BY D. TRUHITTE.	31 JUL 2003
D	ADDED FOOTPRINT INFORMATION. REQ. BY K. OPPEN.	07 DEC 2004

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf, **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative