ON Semiconductor

Is Now

# onsemi 

To learn more about onsemi ${ }^{T M}$, please visit our website at www.onsemi.com

[^0]
## NLAS4051

## Analog Multiplexer/ Demultiplexer

## TTL Compatible, Single-Pole, 8-Position Plus Common Off

The NLAS4051 is an improved version of the MC14051 and MC74HC4051 fabricated in sub-micron Silicon Gate CMOS technology for lower $\mathrm{R}_{\mathrm{DS}(\text { on })}$ resistance and improved linearity with low current. This device may be operated either with a single supply or dual supply up to $\pm 3.0 \mathrm{~V}$ to pass a $6.0 \mathrm{~V}_{\mathrm{PP}}$ signal without coupling capacitors.

When operating in single supply mode, it is only necessary to tie $\mathrm{V}_{\mathrm{EE}}$, pin 7 to ground. For dual supply operation, $\mathrm{V}_{\mathrm{EE}}$ is tied to a negative voltage, not to exceed maximum ratings.

## Features

- Improved $\mathrm{R}_{\mathrm{DS}(\text { on) }}$ Specifications
- Pin for Pin Replacement for MAX4051 and MAX4051A
- One Half the Resistance Operating at 5.0 V
- Single or Dual Supply Operation
- Single 2.5-5.0 V Operation, or Dual $\pm 3.0$ V Operation
- With $\mathrm{V}_{\mathrm{CC}}$ of 3.0 to 3.3 V , Device Can Interface with 1.8 V Logic, No Translators Needed
- Address and Inhibit Logic are Over-Voltage Tolerant and May Be Driven Up +6.0 V Regardless of $\mathrm{V}_{\mathrm{CC}}$
- Improved Linearity Over Standard HC4051 Devices
- Popular SOIC, and Space Saving TSSOP, and QSOP 16 Pin Packages
- $\mathrm{Pb}-$ Free Packages are Available*


Figure 1. Pin Connection
(Top View)

[^1]ORDERING INFORMATION
ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| NLAS4051DR2 | SOIC-16 | 2500/Tape \& Reel |
| NLAS4051DR2G | SOIC-16 <br> (Pb-Free) | 2500/Tape \& Reel |
| NLAS4051DTR2 | TSSOP-16 | 2500/Tape \& Reel |
| NLAS4051DTR2G | TSSOP-16 <br> (Pb-Free) | 2500/Tape \& Reel |
| NLAS4051QSR | QSOP-16 | 2500/Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
ON Semiconductor ${ }^{\circledR}$
http://onsemi.com

SOIC-16 D SUFFIX ASE 751B
A = Assembly Location
WL, L = Wafer Lot
Y
WW, W = Work Week
= Pb-Free Package
including part orientation and tape sizes, please


#### Abstract

$$
8
$$


NLAS4051

TRUTH TABLE

| Inhibit | Address |  |  | ON SWITCHES* |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{C}$ | $\mathbf{B}$ | $\mathbf{A}$ |  |
| 1 | X <br> don't care | X <br> don't care | X <br> don't care | All switches open |
| 0 | 0 | 0 | 0 | COM $-\mathrm{NO}_{0}$ |
| 0 | 0 | 0 | 1 | COM $-\mathrm{NO}_{1}$ |
| 0 | 0 | 1 | 0 | COM $-\mathrm{NO}_{2}$ |
| 0 | 0 | 1 | 1 | COM $-\mathrm{NO}_{3}$ |
| 0 | 1 | 0 | 0 | COM $-\mathrm{NO}_{4}$ |
| 0 | 1 | 0 | 1 | COM $-\mathrm{NO}_{5}$ |
| 0 | 1 | 1 | 0 | COM- $\mathrm{NO}_{6}$ |
| 0 | 1 | 1 | 1 | COM- $\mathrm{NO}_{7}$ |

*NO and COM pins are identical and interchangeable. Either may be considered an input or output; signals pass equally well in either direction.


Figure 2. Logic Diagram

MAXIMUM RATINGS

| Parameter | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Negative DC Supply Voltage (Referenced to GND) | $\mathrm{V}_{\mathrm{EE}}$ | -7.0 to +0.5 | V |
| Positive DC Supply Voltage (Note 1) $\begin{array}{r}\text { (Referenced to GND) } \\ \text { (Referenced to } \mathrm{V}_{\mathrm{EE}} \text { ) }\end{array}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\begin{aligned} & -0.5 \text { to }+7.0 \\ & -0.5 \text { to }+7.0 \end{aligned}$ | V |
| Analog Input Voltage | $\mathrm{V}_{\text {IS }}$ | $\mathrm{V}_{\mathrm{EE}}-0.5$ to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| Digital Input Voltage (Referenced to GND) | $\mathrm{V}_{\text {IN }}$ | -0.5 to 7.0 | V |
| DC Current, Into or Out of Any Pin | 1 | $\pm 50$ | mA |
| Storage Temperature Range | $\mathrm{T}_{\text {STG }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature, 1 mm from Case for 10 Seconds | $\mathrm{T}_{\mathrm{L}}$ | 260 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature under Bias | $\mathrm{T}_{J}$ | + 150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance $\begin{array}{r}\text { SOIC } \\ \text { TSSOP } \\ \text { QSOP }\end{array}$ | $\theta_{J A}$ | $\begin{aligned} & 143 \\ & 164 \\ & 164 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\begin{array}{lr}\text { Power Dissipation in Still Air, } & \text { SOIC } \\ & \text { TSSOP } \\ \text { QSOP }\end{array}$ | $P_{D}$ | $\begin{aligned} & \hline 500 \\ & 450 \\ & 450 \end{aligned}$ | mW |
| Moisture Sensitivity | MSL | Level 1 |  |
| Flammability Rating Oxygen Index: 30\%-35\% | $\mathrm{F}_{\mathrm{R}}$ | UL 94 V-0 @ 0.125 in |  |
| ESD Withstand VoltageHuman Body Model (Note 2) <br> Machine Model (Note 3) <br> Charged Device Model (Note 4) | $V_{\text {ESD }}$ | $\begin{gathered} >2000 \\ >200 \\ >1000 \end{gathered}$ | V |
| Latchup Performance $\quad$ Above $\mathrm{V}_{\mathrm{CC}}$ and Below GND at $125^{\circ} \mathrm{C}$ (Note 5) | ILATCHUP | $\pm 300$ | mA |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. The absolute value of $\mathrm{V}_{\mathrm{CC}} \pm\left|\mathrm{V}_{\mathrm{EE}}\right| \leq 7.0$.
2. Tested to EIA/JESD22-A114-A.
3. Tested to EIA/JESD22-A115-A.
4. Tested to JESD22-C101-A.
5. Tested to EIA/JESD78.

NLAS4051

RECOMMENDED OPERATING CONDITIONS

| Parameter |  | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Negative DC Supply Voltage | (Referenced to GND) | $V_{\text {EE }}$ | -5.5 | GND | V |
| Positive DC Supply Voltage | (Referenced to GND) (Referenced to $\mathrm{V}_{\mathrm{EE}}$ ) | $\mathrm{V}_{\mathrm{CC}}$ | $\begin{aligned} & 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 6.6 \end{aligned}$ | V |
| Analog Input Voltage |  | $\mathrm{V}_{\text {IS }}$ | $\mathrm{V}_{\mathrm{EE}}$ | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Digital Input Voltage | (Note 6) (Referenced to GND) | $\mathrm{V}_{\mathrm{IN}}$ | 0 | 5.5 | V |
| Operating Temperature Range, All Package Types |  | $\mathrm{T}_{\text {A }}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| Input Rise/Fall Time (Channel Select or Enable Inputs) | $\begin{aligned} & \mathrm{V}_{C C}=3.0 \mathrm{~V} \pm 0.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{aligned}$ | $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} 100 \\ 20 \end{gathered}$ | $\mathrm{ns} / \mathrm{V}$ |

6. Unused digital inputs may not be left open. All digital inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

| Parameter | Condition | Symbol | $\underset{\mathrm{V}}{\mathrm{v}_{\mathrm{cc}}}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -55 to $25^{\circ} \mathrm{C}$ | $\leq 85^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| Minimum High-Level Input Voltage, Address and Inhibit Inputs |  | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 2.5 \\ & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{gathered} \hline 1.75 \\ 2.1 \\ 3.15 \\ 3.85 \end{gathered}$ | $\begin{gathered} \hline 1.75 \\ 2.1 \\ 3.15 \\ 3.85 \end{gathered}$ | $\begin{gathered} \hline 1.75 \\ 2.1 \\ 3.15 \\ 3.85 \end{gathered}$ | V |
| Maximum Low-Level Input Voltage, Address and Inhibit Inputs |  | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & 2.5 \\ & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{gathered} \hline .45 \\ 0.9 \\ 1.35 \\ 1.65 \end{gathered}$ | $\begin{gathered} \hline .45 \\ 0.9 \\ 1.35 \\ 1.65 \end{gathered}$ | $\begin{gathered} \hline .45 \\ 0.9 \\ 1.35 \\ 1.65 \end{gathered}$ | V |
| Maximum Input Leakage Current, Address or Inhibit Inputs | $\mathrm{V}_{\mathrm{IN}}=6.0$ or GND | $\mathrm{I}_{\mathrm{N}}$ | 0 V to 6.0 V | $\pm 0.1$ | $\pm 1.0$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Maximum Quiescent Supply Current (per Package) | Address, Inhibit and $\mathrm{V}_{\text {IS }}=\mathrm{V}_{\mathrm{CC}}$ or $G N D$ | $I_{\text {cc }}$ | 6.0 | 4.0 | 40 | 80 | $\mu \mathrm{A}$ |

DC ELECTRICAL CHARACTERISTICS - Analog Section

| Parameter | Test Conditions | Symbol | $\mathbf{v}_{\mathbf{V C}}$ | $\stackrel{\mathrm{v}_{\mathrm{EE}}}{\mathrm{~V}}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | -55 to $25^{\circ} \mathrm{C}$ | $\leq 85^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| Maximum "ON" Resistance (Note 7) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IS}}=\left(\mathrm{V}_{\mathrm{EE}} \text { to } \mathrm{V}_{\mathrm{CC}}\right) \\ & \\| \mathrm{IS}=10 \mathrm{~mA} \\ & \text { (Figures } 4 \text { thru } 9) \end{aligned}$ | $\mathrm{R}_{\mathrm{ON}}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 3.0 \end{aligned}$ | $\begin{gathered} \hline 0 \\ 0 \\ -3.0 \end{gathered}$ | $\begin{aligned} & \hline 86 \\ & 37 \\ & 26 \end{aligned}$ | $\begin{gathered} 108 \\ 46 \\ 33 \end{gathered}$ | $\begin{gathered} \hline 120 \\ 55 \\ 37 \end{gathered}$ | $\Omega$ |
| Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package | $\begin{aligned} & \mathrm{V}_{I \mathrm{~N}}=\mathrm{V}_{I \mathrm{~L}} \text { or } \mathrm{V}_{I \mathrm{H}}, \mathrm{~V}_{I S}=2.0 \mathrm{~V} \\ & \mathrm{~V}_{I S}=1 / 2\left(\mathrm{~V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EEE}}, \mathrm{~V}_{I S}=3.0 \mathrm{~V}\right. \\ & \|I S\|=10 \mathrm{~mA}, \mathrm{~V}_{I S}=2.0 \mathrm{~V} \end{aligned}$ | $\Delta \mathrm{R}_{\mathrm{ON}}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 3.0 \end{aligned}$ | $\begin{gathered} \hline 0 \\ 0 \\ -3.0 \end{gathered}$ | $\begin{aligned} & \hline 15 \\ & 13 \\ & 10 \end{aligned}$ | $\begin{aligned} & 20 \\ & 18 \\ & 15 \end{aligned}$ | $\begin{aligned} & 20 \\ & 18 \\ & 15 \end{aligned}$ | $\Omega$ |
| ON Resistance Flatness | $\begin{array}{r} \left\|I_{\mathrm{S}}\right\|=10 \mathrm{~mA} \mathrm{~V}_{\mathrm{COM}}=1,2,3.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{COM}}=2,0,2 \mathrm{~V} \end{array}$ | Rflat(ON) | $\begin{aligned} & 4.5 \\ & 3.0 \end{aligned}$ | 3.0 | $\begin{aligned} & 4 \\ & 2 \end{aligned}$ | $\begin{aligned} & 4 \\ & 2 \end{aligned}$ | $\begin{aligned} & 5 \\ & 3 \end{aligned}$ | $\Omega$ |
| Maximum Off-Channel Leakage Current | Switch Off <br> $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ <br> $\mathrm{V}_{\text {IO }}=\mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{EE}}+1.0 \mathrm{~V}$ <br> (Figure 17) | ${ }^{\text {InC(OFF) }}$ <br> ${ }^{\mathrm{I}} \mathrm{NO}$ (OFF) | $\begin{aligned} & 6.0 \\ & 3.0 \end{aligned}$ | $\begin{gathered} \hline 0 \\ -3.0 \end{gathered}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | nA |
| Maximum On-Channel Leakage Current, Channel- to-Channel | Switch On <br> $\mathrm{V}_{\mathrm{IO}}=\mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{EE}}+1.0 \mathrm{~V}$ <br> (Figure 17) | ${ }^{\text {Comm(ON) }}$ | $\begin{aligned} & 6.0 \\ & 3.0 \end{aligned}$ | $\begin{gathered} \hline 0 \\ -3.0 \end{gathered}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | nA |

7. At supply voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) approaching 2.5 V the analog switch on-resistance becomes extremely non-linear. Therefore, for low voltage operation it is recommended that these devices only be used to control digital signals.

AC CHARACTERISTICS (Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3 \mathrm{~ns}$ )

| Parameter | Test Conditions | Symbol | $\underset{\mathrm{V}}{\mathrm{v}_{\mathrm{cc}}}$ | $\stackrel{\mathrm{v}_{\mathrm{EE}}}{\mathrm{~V}}$ | Guaranteed Limit |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | -55 to $25^{\circ} \mathrm{C}$ |  | $\leq 85^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
|  |  |  |  |  | Min | Typ* |  |  |  |
| Minimum Break-Before-Make Time | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ | $t_{\text {BBM }}$ | 3.0 | 0.0 | 1.0 | 6.5 | - | - | ns |
|  | $\mathrm{V}_{\text {IS }}=\mathrm{V}_{\text {CC }}$ |  | 4.5 | 0.0 | 1.0 | 5.0 | - | - |  |
|  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, C_{\mathrm{L}}=35 \mathrm{pF} \\ & \text { (Figure 19) } \end{aligned}$ |  | 3.0 | -3.0 | 1.0 | 3.5 | - | - |  |

${ }^{*}$ Typical Characteristics are at $25^{\circ} \mathrm{C}$.
AC CHARACTERISTICS ( $\mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$, Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3 \mathrm{~ns}$ )

| Parameter | Symbol | $\underset{\mathrm{VC}}{\mathrm{v}_{\mathrm{cc}}}$ | $\stackrel{\mathrm{v}_{\mathrm{EE}}}{\mathrm{~V}}$ | Guaranteed Limit |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -55 to $25^{\circ} \mathrm{C}$ |  |  | $\leq 85^{\circ} \mathrm{C}$ |  | $\leq 125^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  | Min | Typ | Max | Min | Max | Min | Max |  |
| Transition Time (Address Selection Time) (Figure 18) | ${ }^{\text {t trans }}$ | $\begin{aligned} & 2.5 \\ & 3.0 \\ & 4.5 \\ & 3.0 \end{aligned}$ | $\begin{gathered} \hline 0 \\ 0 \\ 0 \\ -3.0 \end{gathered}$ |  | $\begin{aligned} & 22 \\ & 20 \\ & 16 \\ & 16 \end{aligned}$ | $\begin{aligned} & 40 \\ & 28 \\ & 23 \\ & 23 \end{aligned}$ |  | $\begin{aligned} & 45 \\ & 30 \\ & 25 \\ & 25 \end{aligned}$ |  | $\begin{aligned} & \hline 50 \\ & 35 \\ & 30 \\ & 28 \end{aligned}$ | ns |
| Turn-on Time <br> (Figures 14, 15, 20, and 21) Inhibit to $\mathrm{N}_{\mathrm{O}}$ or $\mathrm{N}_{\mathrm{C}}$ | ton | $\begin{aligned} & 2.5 \\ & 3.0 \\ & 4.5 \\ & 3.0 \end{aligned}$ | $\begin{gathered} \hline 0 \\ 0 \\ 0 \\ -3.0 \end{gathered}$ |  | 22 18 16 16 | $\begin{aligned} & 40 \\ & 28 \\ & 23 \\ & 23 \end{aligned}$ |  | 45 30 25 25 |  | 50 35 30 28 | ns |
| Turn-off Time <br> (Figures 14, 15, 20, and 21) Inhibit to $\mathrm{N}_{\mathrm{O}}$ or $\mathrm{N}_{\mathrm{C}}$ | toff | 2.5 3.0 4.5 3.0 | $\begin{gathered} \hline 0 \\ 0 \\ 0 \\ -3.0 \end{gathered}$ |  | 22 18 16 16 | $\begin{aligned} & 40 \\ & 28 \\ & 23 \\ & 23 \end{aligned}$ |  | 45 30 25 25 |  | 50 35 30 28 | ns |
| Typical @ $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V}$ |  |  |  |  |  |  |  |  |  |  |  |
| Maximum Input Capacitance, Select Inputs | $\mathrm{C}_{\text {IN }}$ |  |  | 8 |  |  |  |  |  |  | pF |
| Analog I/O | $\mathrm{C}_{\mathrm{NO}}$ or $\mathrm{C}_{\mathrm{NC}}$ |  |  | 10 |  |  |  |  |  |  |  |
| Common I/O | $\mathrm{C}_{\text {com }}$ |  |  | 10 |  |  |  |  |  |  |  |
| Feedthrough | $\mathrm{C}_{(\mathrm{ON})}$ |  |  | 1.0 |  |  |  |  |  |  |  |

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V )

| Parameter | Condition | Symbol | $\underset{\mathrm{V}}{\mathrm{v}_{\mathrm{Cc}}}$ | $\begin{gathered} \mathrm{V}_{\mathrm{EE}} \\ \mathbf{V} \end{gathered}$ | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $25^{\circ} \mathrm{C}$ |  |
| Maximum On-Channel Bandwidth or Minimum Frequency Response | $V_{I S}=1 / 2\left(V_{C C}-V_{E E}\right)$ <br> Source Amplitude $=0 \mathrm{dBm}$ <br> (Figures 10 and 22) | BW | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 6.0 \\ & 3.0 \end{aligned}$ | $\begin{gathered} \hline 0.0 \\ 0.0 \\ 0.0 \\ -3.0 \end{gathered}$ | $\begin{aligned} & 80 \\ & 90 \\ & 95 \\ & 95 \end{aligned}$ | MHz |
| Off-Channel Feedthrough Isolation | $\begin{aligned} & \mathrm{f}=100 \mathrm{kHz} ; \mathrm{V}_{\mathrm{IS}}=1 / 2\left(\mathrm{~V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}\right) \\ & \text { Source }=0 \mathrm{dBm} \\ & \text { (Figures } 12 \text { and 22) } \end{aligned}$ | $\mathrm{V}_{\text {ISO }}$ | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 6.0 \\ & 3.0 \end{aligned}$ | $\begin{gathered} \hline 0.0 \\ 0.0 \\ 0.0 \\ -3.0 \end{gathered}$ | $\begin{aligned} & \hline-93 \\ & -93 \\ & -93 \\ & -93 \end{aligned}$ | dB |
| Maximum Feedthrough On Loss | $V_{I S}=1 / 2\left(V_{C C}-V_{E E}\right)$ <br> Source $=0 \mathrm{dBm}$ <br> (Figures 10 and 22) | $\mathrm{V}_{\text {ONL }}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 6.0 \\ & 3.0 \end{aligned}$ | $\begin{gathered} \hline 0.0 \\ 0.0 \\ 0.0 \\ -3.0 \end{gathered}$ | $\begin{aligned} & -2 \\ & -2 \\ & -2 \\ & -2 \end{aligned}$ | dB |
| Charge Injection | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{EE}}, \mathrm{f}_{\text {IS }}=1 \mathrm{kHz}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3 \mathrm{~ns}$ $R_{\text {IS }}=0 \Omega, C_{L}=1000 \mathrm{pF}, \mathrm{Q}=\mathrm{C}_{\mathrm{L}}{ }^{*} \Delta \mathrm{~V}_{\text {OUT }}$ (Figures 16 and 23) | Q | $\begin{aligned} & 5.0 \\ & 3.0 \end{aligned}$ | $\begin{gathered} \hline 0.0 \\ -3.0 \end{gathered}$ | $\begin{aligned} & 9.0 \\ & 12 \end{aligned}$ | pC |
| Total Harmonic Distortion THD + Noise | $f_{I S}=1 \mathrm{MHz}, R_{L}=10 \mathrm{~K} \Omega, C_{\mathrm{L}}=50 \mathrm{pF},$ <br> $V_{\text {IS }}=5.0 \mathrm{~V}_{\mathrm{PP}}$ sine wave <br> $\mathrm{V}_{\text {IS }}=6.0 \mathrm{~V}_{\mathrm{PP}}$ sine wave <br> (Figure 13) | THD | $\begin{aligned} & 6.0 \\ & 3.0 \end{aligned}$ | $\begin{gathered} 0.0 \\ -3.0 \end{gathered}$ | $\begin{aligned} & 0.10 \\ & 0.05 \end{aligned}$ | \% |



Figure 3. $\mathrm{I}_{\mathrm{CC}}$ versus Temp, $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ and 5 V


Figure 5. Typical On Resistance
$\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}$


Figure 7. Typical On Resistance
$\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}$


Figure 4. $\mathrm{R}_{\mathrm{ON}}$ versus $\mathrm{V}_{\mathrm{CC}}$, $\mathrm{Temp}=25^{\circ} \mathrm{C}$


Figure 6. Typical On Resistance
$\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}$


Figure 8. Typical On Resistance
$\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}$

## NLAS4051



Figure 9. Typical On Resistance

$$
\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-3.3 \mathrm{~V}
$$



Figure 10. Bandwidth, $\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V}$

Figure 12. Off Isolation, $\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V}$


Figure 11. Phase Shift, $\mathrm{V}_{\mathrm{Cc}}=5.0 \mathrm{~V}$


Figure 13. Total Harmonic Distortion


Figure 14. $\mathrm{t}_{\mathrm{ON}}$ and $\mathrm{t}_{\mathrm{OFF}}$ versus $\mathrm{V}_{\mathrm{CC}}$


Figure 16. Charge Injection versus COM Voltage


Figure 15. $\mathrm{t}_{\mathrm{ON}}$ and $\mathrm{t}_{\mathrm{OFF}}$ versus Temp


Figure 17. Switch Leakage versus Temperature


Figure 18. Channel Selection Propagation Delay


Figure 19. $\mathrm{t}_{\mathrm{BBM}}$ (Time Break-Before-Make)


Figure 20. $\mathrm{t}_{\mathrm{ON}} / \mathrm{t}_{\mathrm{OFF}}$


Figure 21. $\mathrm{t}_{\mathrm{ON}} / \mathrm{t}_{\mathrm{OFF}}$

## NLAS4051



Channel switch Address and Inhibit/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. $\mathrm{V}_{\text {ISO }}$, Bandwidth and $\mathrm{V}_{\text {ONL }}$ are independent of the input signal direction.
$\mathrm{V}_{\text {ISO }}=$ Off Channel Isolation $=20 \log \left(\frac{\mathrm{~V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}}\right)$ for $\mathrm{V}_{\text {IN }}$ at 100 kHz
$\mathrm{V}_{\text {ONL }}=$ On Channel Loss $=20 \log \left(\frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{V}_{\text {IN }}}\right)$ for $\mathrm{V}_{\mathrm{IN}}$ at 100 kHz to 50 MHz
Bandwidth $(\mathrm{BW})=$ the frequency 3 dB below $\mathrm{V}_{\mathrm{ONL}}$

Figure 22. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/V ${ }_{\text {ONL }}$


Figure 23. Charge Injection: (Q)

## TYPICAL OPERATION



Figure 24. 5.0 Volts Single Supply

$$
\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0
$$



Figure 25. Dual Supply
$\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-3.0 \mathrm{~V}$

## NLAS4051

## PACKAGE DIMENSIONS



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANS Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 ( 0.005 ) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

|  | MILLIMETERS |  | INCHES |  |
| :---: | :---: | ---: | ---: | ---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 9.80 | 10.00 | 0.386 | 0.393 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.054 | 0.068 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.40 | 1.25 | 0.016 |  |
| G | 1.27 BSC |  | 0.050 BSC |  |
| J | 0.19 | 0.25 | 0.008 | 0.009 |
| K | 0.10 | 0.25 | 0.004 | 0.009 |
| M | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |
| P | 5.80 | 6.20 | 0.229 | 0.244 |
| R | 0.25 | 0.50 | 0.010 | 0.019 |

TSSOP-16
CASE 948F-01
ISSUE A


NOTES

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE inTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION
NOT EXCEED 0.25 (0.010) PER SIDE. NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.08 DAMBAR PROTRUSION SHALL BE 0.0
(0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-

|  | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 4.90 | 5.10 | 0.193 | 0.200 |
| B | 4.30 | 4.50 | 0.169 | 0.177 |
| C | --- | 1.20 | --- | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 BSC |  | 0.026 |  |
| BSC |  |  |  |  |
| H | 0.18 | 0.28 | 0.007 | 0.011 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 |  | BSC | 0.252 |
| M | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

## PACKAGE DIMENSIONS

QSOP-16
QS SUFFIX
CASE 492-01
ISSUE O


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. THE BOTTOM PACKAGE SHALL BE BIGGER THAN THE TOP PACKAGE BY 4 MILS (NOTE: LEAD SIDE ONLY). BOTTOM PACKAGE DIMENSION SHALL FOLLOW THE DIMENSION STATED IN THIS DRAWING.
4. PLASTIC DIMENSIONS DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 6 MILS PER PROTRUSIONS SHALL NOT EXCEED 6 MILS
SIDE.
5. BOTTOM EJECTOR PIN WILL INCLUDE THE COUNTRY OF ORIGIN (COO) AND MOLD CAVITY I.D.

|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 0.189 | 0.196 | 4.80 | 4.98 |
| B | 0.150 | 0.157 | 3.81 | 3.99 |
| C | 0.061 | 0.068 | 1.55 | 1.73 |
| D | 0.008 | 0.012 | 0.20 | 0.31 |
| F | 0.016 | 0.035 | 0.41 | 0.89 |
| G | 0.025 BSC |  | 0.64 BSC |  |
| H | 0.008 | 0.018 | 0.20 | 0.46 |
| J | 0.0098 | 0.0075 | 0.249 | 0.191 |
| K | 0.004 | 0.010 | 0.10 | 0.25 |
| L | 0.230 | 0.244 | 5.84 | 6.20 |
| M | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |
| N | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |
| P | 0.007 | 0.011 | 0.18 | 0.28 |
| Q | 0.020 DIA |  | 0.51 DIA |  |
| R | 0.025 | 0.035 | 0.64 | 0.89 |
| U | 0.025 | 0.035 | 0.64 | 0.89 |
| V | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

DETAIL E


#### Abstract

ON Semiconductor and (01) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    
    
    
    
    
    
    
    
    
    
    
    
     Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

[^1]:    *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

