ON Semiconductor

Is Now

# onsemi 

To learn more about onsemi ${ }^{T M}$, please visit our website at www.onsemi.com

[^0]
## NB3V8312C

## Ultra-Low Jitter, Low Skew 1:12 LVCMOS/LVTTL Fanout Buffer

The NB3V8312C is a high performance, low skew LVCMOS fanout buffer which can distribute 12 ultra-low jitter clocks from an LVCMOS/LVTTL input up to 250 MHz .

The 12 LVCMOS output pins drive $50 \Omega$ series or parallel terminated transmission lines. The outputs can also be disabled to a high impedance (tri-stated) via the OE input, or enabled when High.

The NB3V8312C provides an enable input, CLK_EN pin, which synchronously enables or disables the clock outputs while in the LOW state. Since this input is internally synchronized to the input clock, changing only when the input is LOW, potential output glitching or runt pulse generation is eliminated.

Separate $\mathrm{V}_{\mathrm{DD}}$ core and $\mathrm{V}_{\text {DDO }}$ output supplies allow the output buffers to operate at the same supply as the $\mathrm{V}_{\mathrm{DD}}\left(\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}\right)$ or from a lower supply voltage. Compared to single-supply operation, dual supply operation enables lower power consumption and output-level compatibility.

The $\mathrm{V}_{\mathrm{DD}}$ core supply voltage can be set to $3.3 \mathrm{~V}, 2.5 \mathrm{~V}$ or 1.8 V , while the $\mathrm{V}_{\mathrm{DDO}}$ output supply voltage can be set to $3.3 \mathrm{~V}, 2.5 \mathrm{~V}$, or 1.8 V , with the constraint that $\mathrm{V}_{\mathrm{DD}} \geq \mathrm{V}_{\mathrm{DDO}}$.

This buffer is ideally suited for various networking, telecom, server and storage area networking, RRU LO reference distribution, medical and test equipment applications.

## Features

- Power Supply Modes:

| $\mathrm{V}_{\mathrm{DD}}$ (Core) | $/ \mathrm{V}_{\mathrm{DDO}}$ (Outputs) |
| :--- | :--- |
| 3.3 V | $/ 3.3 \mathrm{~V}$ |
| 3.3 V | $/ 2.5 \mathrm{~V}$ |
| 3.3 V | $/ 1.8 \mathrm{~V}$ |
| 2.5 V | $/ 2.5 \mathrm{~V}$ |
| 2.5 V | $/ 1.8 \mathrm{~V}$ |
| 1.8 V | $/ 1.8 \mathrm{~V}$ |

- 250 MHz Maximum Clock Frequency
- Accepts LVCMOS, LVTTL Clock Inputs
- LVCMOS Compatible Control Inputs
- 12 LVCMOS Clock Outputs
- Synchronous Clock Enable
- Output Enable to High Z State Control
- 150 ps Max. Skew Between Outputs
- Temp. Range $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- 32-pin LQFP and QFN Packages
- These are $\mathrm{Pb}-$ Free Devices


ON Semiconductor ${ }^{\circledR}$
http://onsemi.com


Figure 1. Simplified Logic Diagram

ORDERING AND MARKING INFORMATION
See detailed ordering and shipping information on page 9 of this data sheet.

## Applications

- Networking
- Telecom
- Storage Area Network


## End Products

- Servers
- Routers
- Switches


Figure 2. LQFP-32 Pinout Configuration
(Top View)


Figure 3. QFN32 Pinout Configuration (Top View)

Table 1. PIN DESCRIPTION

| Pin | Name | 1/0 | Open Default | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 1,5,8,12,16,17, \\ 21,25,29 \end{gathered}$ | GND | Power |  | Ground, Negative Power Supply |
| 2, 7 | VDD | Power |  | Positive Supply for Core and Inputs |
| 3 | CLK_EN | Input | High | Synchronous Clock Enable Input. When High, outputs are enabled. When Low, outputs are disabled Low. Internal Pullup Resistor. |
| 4 | CLK | Input | Low | Single-ended Clock input; LVCMOS/LVTTL. Internal Pull-down Resistor. |
| 6 | OE | Input | High | Output Enable. Internal Pullup Resistor. |
| $\begin{gathered} 9,11,13,15,18, \\ 20,22,24,26,28, \\ 30,32 \end{gathered}$ | $\begin{aligned} & \text { Q11, Q10, Q9, Q8, } \\ & \text { Q7, Q6, Q5, Q4, } \\ & \text { Q3, Q2, Q1, Q0 } \end{aligned}$ | Output |  | Single-ended LVCMOS/LVTTL outputs |
| $10,14,19,23,27,$ | VDDO | Power |  | Positive Supply for Outputs |
| - | EP | - | - | The Exposed Pad (EP) on the package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is connected to the die and must only be connected electrically to GND on the PC board. |

1. All VDD, VDDO and GND pins must be externally connected to a power supply to guarantee proper operation. Bypass each supply pin with $0.01 \mu \mathrm{~F}$ to GND.

## NB3V8312C



Figure 4. CLK_EN Control Timing Diagram

Table 2. OE, CLK_EN FUNCTION TABLES

| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| OE | CLK_EN (Note 2) | CLK | Q[0:11] |
| 0 | $X$ | $X$ | Hi-Z |
| 1 | 0 | $X$ | Low |
| 1 | 1 | 0 | Low |
| 1 | 1 | 1 | High |

2. The CLK_EN control input synchronously enables or disables the outputs as shown in Figure 4. This control latches on the falling edge of the selected input CLK. When CLK_EN is LOW, the outputs are disabled in a LOW state. When CLK_EN is HIGH, the outputs are enabled as shown. CLK_EN to CLK Set up and Hold times must be satisfied.

## NB3V8312C

Table 3. ATTRIBUTES (Note 3)

| Characteristics | Value |
| :---: | :---: |
| Internal Input Pullup ( $\mathrm{R}_{\text {PU }}$ ) and Pulldown ( $\mathrm{R}_{\mathrm{PD}}$ ) Resistor | $50 \mathrm{k} \Omega$ |
| Input Capacitance, $\mathrm{C}_{\mathrm{IN}}$ | 4 pF |
| Power Dissipation Capacitance, CPD (per Output) | 20 pF |
| ROUT | $8 \Omega$ |
| ESD Protection $\begin{gathered}\text { Human Body Model } \\ \text { Machine Model }\end{gathered}$ | $\begin{aligned} & >1.5 \mathrm{kV} \\ & >200 \mathrm{~V} \end{aligned}$ |
| $\begin{array}{lr}\text { Moisture Sensitivity (Note 3) } & \text { LQFP } \\ & \text { QFN }\end{array}$ | Level 2 Level 1 |
| Flammability Rating Oxygen Index | $\begin{aligned} & \text { UL-94 code V-0 A 1/8" } \\ & 28 \text { to } 34 \end{aligned}$ |
| Transistor Count | 464 Devices |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test |  |

3. For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS (Note 4)

| Symbol | Parameter | Condition |  | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VD / <br> $V_{D D O}$ | Positive Power Supply | GND $=0 \mathrm{~V}$ |  | 4.6 | V |
| $V_{1}$ | Input Voltage |  |  | $-0.5 \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance (Junction-to-Ambient) (Note 5) | 0 lfpm 500 lfpm | $\begin{aligned} & \text { LQFP-32 } \\ & \text { LQFP-32 } \end{aligned}$ | $\begin{aligned} & 80 \\ & 55 \end{aligned}$ | $\begin{aligned} & \circ{ }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{W} \end{aligned}$ |
| $\theta_{\text {Jc }}$ | Thermal Resistance (Junction-to-Case) (Note 5) | Standard Board | LQFP-32 <br> LQFP-32 | 12-17 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance (Junction-to-Ambient) (Note 5) | 0 lfpm 500 lfpm | $\begin{aligned} & \text { QFN }-32 \\ & \text { QFN-32 } \end{aligned}$ | $\begin{aligned} & 31 \\ & 27 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {Jc }}$ | Thermal Resistance (Junction-to-Case) (Note 5) | Standard Board | QFN-32 | 12 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
4. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and not valid simultaneously. If stress limits are exceeded device functional operation is not implied, damage may occur and reliability may be affected.
5. JEDEC standard multilayer board - 2S2P (2 signal, 2 power).

Table 5. LVCMOS/LVTTL DC CHARACTERISTICS $\left(T_{A}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Symbol | Characteristics |  | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | $V_{D D}=3.465 \mathrm{~V}$ | 2.0 |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{DD}}+ \\ 0.3 \end{gathered}$ | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.625 \mathrm{~V}$ | 1.7 |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{DD}}+ \\ 0.3 \end{gathered}$ | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ | $\begin{aligned} & \hline 0.65 x \\ & V_{D D} \end{aligned}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{DD}}+ \\ 0.3 \end{gathered}$ | V |
| $V_{\text {IL }}$ | Input Low Voltage |  | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}$ | -0.3 |  | 1.3 | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.625 \mathrm{~V}$ | -0.3 |  | 0.7 | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ | -0.3 |  | $\begin{aligned} & 0.35 x \\ & V_{D D} \end{aligned}$ | V |
| $\mathrm{IIH}^{\text {H }}$ | Input High Current | CLK | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=3.465 \mathrm{~V}$ or 2.625 V or 2.0 V |  |  | 150 | $\mu \mathrm{A}$ |
|  |  | OE, CLK_EN |  |  |  | 5 |  |
| IIL | Input Low Current | CLK | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}$ or 2.625 V or $2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |
|  |  | OE, CLK_EN |  | -150 |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage (Note 6) |  | $\mathrm{V}_{\text {DDO }}=3.3 \mathrm{~V} \pm 5 \%$ | 2.6 |  |  | V |
|  |  |  | $\mathrm{V}_{\text {DDO }}=2.5 \mathrm{~V} \pm 5 \%$ | 1.8 |  |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{DDO}}=2.5 \mathrm{~V} \pm 5 \%$; $\mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.0 |  |  |  |
|  |  |  | $\mathrm{V}_{\text {DDO }}=1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}- \\ 0.4 \end{gathered}$ |  |  |  |
|  |  |  | $\mathrm{V}_{\text {DDO }}=1.8 \mathrm{~V} \pm 0.2 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}- \\ 0.2 \end{gathered}$ |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage (Note 6) |  | $\mathrm{V}_{\text {DDO }}=3.3 \mathrm{~V} \pm 5 \%$ |  |  | 0.5 | V |
|  |  |  | $\mathrm{V}_{\text {DDO }}=2.5 \mathrm{~V} \pm 5 \%$ |  |  | 0.45 |  |
|  |  |  | $\mathrm{V}_{\text {DDO }}=2.5 \mathrm{~V} \pm 5 \%$; $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  |  | 0.4 |  |
|  |  |  | $\mathrm{V}_{\mathrm{DDO}}=1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$ |  |  | 0.35 |  |
|  |  |  | $\mathrm{V}_{\text {DDO }}=1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$; $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  |  | 0.2 |  |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm . Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
6. Outputs terminated $50 \Omega$ to $V_{D D O} / 2$ unless otherwise specified. See Figure 7.

Table 6. POWER SUPPLY DC CHARACTERISTICS, $\left(T_{A}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| $\mathbf{V}_{\text {DD }}$ (Core) | $\mathbf{V}_{\text {DDO }}$ (Outputs) | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $3.3 \mathrm{~V} \pm 5 \%$ | $3.3 \mathrm{~V} \pm 5 \%$ |  |  | 10 | mA |
| $3.3 \mathrm{~V} \pm 5 \%$ | $2.5 \mathrm{~V} \pm 5 \%$ |  |  | 10 | mA |
| $3.3 \mathrm{~V} \pm 5 \%$ | $1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$ |  |  | 10 | mA |
| $2.5 \mathrm{~V} \pm 5 \%$ | $2.5 \mathrm{~V} \pm 5 \%$ |  |  | 10 | mA |
| $2.5 \mathrm{~V} \pm 5 \%$ | $1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$ |  |  | 10 | mA |
| $1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$ |  |  | 10 | mA |

Table 7. AC CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ) (Note 7)

| Symbol | Characteristic | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Operating Frequency $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{DDO}}$ <br>  $3.3 \mathrm{~V} \pm 5 \% / 3.3 \mathrm{~V} \pm 5 \%$ <br> $3.3 \mathrm{~V} \pm 5 \% / 2.5 \mathrm{~V} \pm 5 \%$  <br> $3.3 \mathrm{~V} \pm 5 \% / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$  <br> $2.5 \mathrm{~V} \pm 5 \% / 2.5 \mathrm{~V} \pm 5 \%$  <br> $2.5 \mathrm{~V} \pm 5 \% / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$  <br>  $1.8 \mathrm{~V} \pm 0.2 \mathrm{~V} / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $\begin{aligned} & 250 \\ & 250 \\ & 200 \\ & 250 \\ & 200 \\ & 200 \end{aligned}$ |  |  | MHz |
| $\mathrm{t}_{\mathrm{pLH}}$ | Propagation Delay, Low to High; (Note 8) $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{DDO}}$ <br>  $3.3 \mathrm{~V} \pm 5 \% / 3.3 \mathrm{~V} \pm 5 \%$ <br> $3.3 \mathrm{~V} \pm 5 \% / 2.5 \mathrm{~V} \pm 5 \%$  <br> $3.3 \mathrm{~V} \pm 5 \% / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$  <br> $2.5 \mathrm{~V} \pm 5 \% / 2.5 \mathrm{~V} \pm 5 \%$  <br> 2 $2.5 \mathrm{~V} \pm 5 \% / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$ <br>  $1.8 \mathrm{~V} \pm 0.2 \mathrm{~V} / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $\begin{aligned} & 0.9 \\ & 1.0 \\ & 1.0 \\ & 1.3 \\ & 1.3 \\ & 2.4 \end{aligned}$ |  | $\begin{aligned} & 2.2 \\ & 2.3 \\ & 3.0 \\ & 3.1 \\ & 3.5 \\ & 4.2 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {jit }}$ | Additive Phase Jitter, RMS; $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{DDO}}$ <br> $\mathrm{f}_{\mathrm{C}}=100 \mathrm{MHz}$ $3.3 \mathrm{~V} \pm 5 \% / 3.3 \mathrm{~V} \pm 5 \%$ <br> Integration Range: $12 \mathrm{kHz}-20 \mathrm{MHz}$ $3.3 \mathrm{~V} \pm 5 \% / 2.5 \mathrm{~V} \pm 5 \%$ <br> See Figure 5 $3.3 \mathrm{~V} \pm 5 \% / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$ <br>  $2.5 \mathrm{~V} \pm 5 \% / 2.5 \mathrm{~V} \pm 5 \%$ <br>  $2.5 \mathrm{~V} \pm 5 \% / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$ <br>  $1.8 \mathrm{~V} \pm 0.2 \mathrm{~V} / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$ |  | $\begin{gathered} 30 \\ 40 \\ 50 \\ 20 \\ 100 \\ 130 \end{gathered}$ |  | fs |
| $\mathrm{t}_{\text {sk(0) }}$ | Output-to-output skew; (Note 9); Figure 6 $\mathrm{~V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{DDO}}$ <br>  $3.3 \mathrm{~V} \pm 5 \% / 3.3 \mathrm{~V} \pm 5 \%$ <br> $3.3 \mathrm{~V} \pm 5 \% / 2.5 \mathrm{~V} \pm 5 \%$  <br> $3.3 \mathrm{~V} \pm 5 \% / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$  <br> $2.5 \mathrm{~V} \pm 5 \% / 2.5 \mathrm{~V} \pm 5 \%$  <br> $2.5 \mathrm{~V} \pm 5 \% / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$  <br> $1.8 \mathrm{~V} \pm 0.2 \mathrm{~V} / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$  |  |  | $\begin{aligned} & 125 \\ & 135 \\ & 145 \\ & 150 \\ & 150 \\ & 140 \end{aligned}$ | ps |
| $\mathrm{t}_{\text {sk(pp) }}$ | Part-to-Part Skew; (Note 10) $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{DDO}}$ <br>  $3.3 \mathrm{~V} \pm 5 \% / 3.3 \mathrm{~V} \pm 5 \%$ <br> $3.3 \mathrm{~V} \pm 5 \% / 2.5 \mathrm{~V} \pm 5 \%$  <br> $3.3 \mathrm{~V} \pm 5 \% / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$  <br> $2.5 \mathrm{~V} \pm 5 \% / 2.5 \mathrm{~V} \pm 5 \%$  <br> $20.5 \mathrm{~V} \pm 5 \% / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$  <br>  $1.8 \mathrm{~V} \pm 0.2 \mathrm{~V} / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$ |  |  | $\begin{aligned} & 250 \\ & 250 \\ & 250 \\ & 250 \\ & 250 \\ & 250 \end{aligned}$ | ps |
| $\mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\text {f }}$ | Output rise and fall times $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{DDO}}$ <br> $3.3 \mathrm{~V} \pm 5 \% / 3.3 \mathrm{~V} \pm 5 \%$  <br> $3.3 \mathrm{~V} \pm 5 \% / 2.5 \mathrm{~V} \pm 5 \%$  <br> $3.3 \mathrm{~V} \pm 5 \% / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$  <br> $2.5 \mathrm{~V} \pm 5 \% / 2.5 \mathrm{~V} \pm 5 \%$  <br> $2.5 \mathrm{~V} \pm 5 \% / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$  <br> $1.8 \mathrm{~V} \pm 0.2 \mathrm{~V} / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$  | $\begin{aligned} & 200 \\ & 200 \\ & 200 \\ & 200 \\ & 200 \\ & 200 \end{aligned}$ |  | $\begin{aligned} & 700 \\ & 700 \\ & 700 \\ & 700 \\ & 700 \\ & 800 \end{aligned}$ | ps |
| ODC | Output Duty Cycle (Note 11) $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{DDO}}$ <br>  $\mathrm{f} \leq 200 \mathrm{MHz}, 3.3 \mathrm{~V} \pm 5 \% / 3.3 \mathrm{~V} \pm 5 \%$ <br>  $\mathrm{f} \leq 150 \mathrm{MHz}, 3.3 \mathrm{~V} \pm 5 \% / 2.5 \mathrm{~V} \pm 5 \%$ <br>  $\mathrm{f} \leq 100 \mathrm{MHz}, 3.3 \mathrm{~V} \pm 5 \% / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$ <br>  $\mathrm{f} \leq 150 \mathrm{MHz}, 2.5 \mathrm{~V} \pm 5 \% / 2.5 \mathrm{~V} \pm 5 \%$ <br>  $\mathrm{f} \leq 100 \mathrm{MHz}, 2.5 \mathrm{~V} \pm 5 \% / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$ <br>  $\mathrm{f} \leq 100 \mathrm{MHz}, 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V} / 1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $\begin{aligned} & 45 \\ & 45 \\ & 45 \\ & 45 \\ & 45 \\ & 45 \end{aligned}$ |  | $\begin{aligned} & 55 \\ & 55 \\ & 55 \\ & 55 \\ & 55 \\ & 55 \end{aligned}$ | \% |

All parameters measured at $\mathrm{f}_{\text {MAX }}$ unless noted otherwise.
7. Outputs loaded with $50 \Omega$ to $\mathrm{V}_{\mathrm{DDO}} / 2$; see Figure 7 . CLOCK input with $50 \%$ duty cycle; minimum input amplitude $=1.2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, 1.0 V at $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}} / 2$ at $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$.
8. Measured from the $\mathrm{V}_{\mathrm{DD}} / 2$ of the input to $\mathrm{V}_{\mathrm{DDO}} / 2$ of the output.
9. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $\mathrm{V}_{\mathrm{DDO}} / 2$.
10. Defined as skew between outputs on different devices operating at the same supply voltage and with equal load conditions. Using the same type of input on each device, the output is measured at $\mathrm{V}_{\mathrm{DDO}} / 2$.
11. Clock input with $50 \%$ duty cycles, rail-to-rail amplitude and $t_{r} / t_{f}=500 \mathrm{ps}$.

## NB3V8312C



Figure 5. Typical Phase Noise Plot at $\mathrm{f}_{\text {carrier }}=100 \mathrm{MHz}$ at an Operating Voltage of 3.3 V , Room Temperature

The above phase noise data was captured using Agilent E5052A/B. The data displays the input phase noise and output phase noise used to calculate the additive phase jitter at a specified integration range. The RMS Phase Jitter contributed by the device (integrated between 12 kHz and 20 MHz ) is 29.8 fs .

The additive phase jitter performance of the fanout buffer is highly dependent on the phase noise of the input source.

To obtain the most accurate additive phase noise measurement, it is vital that the source phase noise be
notably lower than that of the DUT. If the phase noise of the source is greater than the device under test output, the source noise will dominate the additive phase jitter calculation and lead to an artificially low result for the additive phase noise measurement within the integration range. The Figure above is a good example of the NB3V8312C source generator phase noise having a significantly higher floor such that the DUT output results in an additive phase jitter of 29.8 fs .

$$
\begin{aligned}
\text { RMS addititive jitter } & =\sqrt{\text { RMS phase jitter of output }^{2}-\text { RMS phase jitter of input }}{ }^{2} \\
29.8 & =\sqrt{202.73 \mathrm{fs}^{2}-200.53 \mathrm{fs}^{2}}
\end{aligned}
$$



Figure 6. AC Reference Measurement


Figure 7. Typical Device Evaluation and Termination Setup - See Table 8

Table 8. TEST SUPPLY SETUP. VDDo SUPPLY MAY BE CENTERED ON 0.0 V (SCOPE GND) TO PERMIT DIRECT CONNECTION INTO "50 $\Omega$ TO GND" SCOPE MODULE. VDD

| Spec Condition: | $\mathrm{V}_{\mathrm{DD}}$ Test Setup | VDDO Test Setup | GND Pin Test Setup |
| :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DDO}}=3.3 \mathrm{~V} \pm 5 \%$ | $+1.65 \pm 5 \%$ | $+1.65 \mathrm{~V} \pm 5 \%$ | $-1.65 \mathrm{~V} \pm 5 \%$ |
| $\mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DDO}}=2.5 \mathrm{~V} \pm 5 \%$ | $+2.05 \mathrm{~V} \pm 5 \%$ | $+1.25 \mathrm{~V} \pm 5 \%$ | $-1.25 \mathrm{~V} \pm 5 \%$ |
| $\mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DDO}}=1.8 \mathrm{~V} \pm 5 \%$ | $+2.4 \mathrm{~V} \pm 5 \%$ | $+0.9 \mathrm{~V} \pm 0.1 \mathrm{~V}$ | $-0.9 \mathrm{~V} \pm 0.1 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DDO}}=2.5 \mathrm{~V} \pm 5 \%$ | $+1.25 \mathrm{~V} \pm 5 \%$ | $+1.25 \mathrm{~V} \pm 5 \%$ | $-1.25 \mathrm{~V} \pm 5 \%$ |
| $\mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DDO}}=1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $+1.6 \mathrm{~V} \pm 5 \%$ | $+0.9 \mathrm{~V} \pm 0.1 \mathrm{~V}$ | $-0.9 \mathrm{~V} \pm 0.1 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDO}}=1.8 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $+0.9 \mathrm{~V} \pm 0.1 \mathrm{~V}$ | $+0.9 \mathrm{~V} \pm 0.1 \mathrm{~V}$ | $-0.9 \mathrm{~V} \pm 0.1 \mathrm{~V}$ |

## NB3V8312C

## MARKING DIAGRAMS*



| A | $=$ Assembly Location |
| :--- | :--- |
| WL | $=$ Wafer Lot |
| YY | $=$ Year |
| WW | $=$ Work Week |
| G | $=$ Pb-Free Package |

(*Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| NB3V8312CFAG | LQFP-32 <br> (Pb-Free) | 250 Units / Tray |
| NB3V8312CFAR2G | LQFP-32 <br> (Pb-Free) | $2000 /$ Tape \& Reel |
| NB3V8312CMNG | QFN32 <br> (Pb-Free) | 74 Units / Rail |
| NB3V8312CMNR4G | QFN32 <br> (Pb-Free) | $1000 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

QFN32 5x5, 0.5P
CASE 488AM ISSUE A

DATE 23 OCT 2013
SCALE 2:1


1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED

TERMINAL AND IS MEASURED BETWEEN
0.15 AND 0.30MM FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| DIM | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 0.80 | 1.00 |
| A1 | --- | 0.05 |
| A3 | 0.20 REF |  |
| b | 0.18 | 0.30 |
| D | 5.00 BSC |  |
| D2 | 2.95 | 3.25 |
| E | 5.00 BSC |  |
| E2 | 2.95 | 3.25 |
| e | 0.50 BSC |  |
| K | 0.20 | --- |
| L | 0.30 | 0.50 |
| L1 | --- | 0.15 |

GENERIC
MARKING DIAGRAM*

1 | 0 |
| :---: |
| XXXXXXXX |
| XXXXXXXX |
| AWLYYWW: |
| $\cdot$ |

XXXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week

- = Pb-Free Package

RECOMMENDED SOLDERING FOOTPRINT*

*For additional information on our $\mathrm{Pb}-F r e e$ strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
(Note: Microdot may be in either loca-

* tion) information is generic. Please refer to device data sheet for actual part marking.
Pb-Free indicator, " G " or microdot " $\boldsymbol{\nabla}$ ", may or may not be present.

| DOCUMENT NUMBER: | 98AON20032D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | QFN32 5x5 0.5P | PAGE 1 OF 1 |

ON Semiconductor and (ON) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and $O N$ are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. Typical parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Email Requests to: orderlit@onsemi.com
ON Semiconductor Website: www.onsemi.com

Europe, Middle East and Africa Technical Support:
Phone: 00421337902910
For additional information, please contact your local Sales Representative


[^0]:    
    
    
    
    
    
    
    
    
    
    
    
     Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

