# 2.5V / 3.3V Differential 4:1 Mux w/Input Equalizer to 1:2 LVPECL Clock/Data Fanout / Translator

## Multi-Level Inputs w/ Internal Termination

The NB7LQ572 is a high performance differential 4:1 Clock/Data input multiplexer and a 1:2 LVPECL Clock / Data fanout buffer that operates up to 7 GHz / 11 Gbps respectively with a 2.5 V or 3.3 V power supply.

Each INx/INx input pair incorporates a fixed Equalizer Receiver, which when placed in series with a Data path, will enhance the degraded signal transmitted across an FR4 backplane or cable interconnect. For applications that do not require Equalization, consider the NB7L572, which is pin-compatible to the NB7LQ572.

The differential Clock / Data inputs have internal 50  $\Omega$  termination resistors and will accept differential LVPECL, CML, or LVDS logic levels. The NB7LQ572 incorporates a pair of Select pins that will choose one of four differential inputs and will produce two identical LVPECL output copies of Clock or Data. As such, the NB7LQ572 is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock/Data distribution applications.

The two differential LVPECL outputs will swing 750 mV when externally loaded and terminated with a 50  $\Omega$  resistor to  $V_{CC}-2~V$  and are optimized for low skew and minimal jitter.

The NB7LQ572 is offered in a low profile 5x5 mm 32-pin QFN Pb-Free package. Application notes, models, and support documentation are available at www.onsemi.com.

The NB7LQ572 is a member of the GigaComm<sup>™</sup> family of high performance clock products.


#### Features

- Input Data Rate > 11 Gb/s Typical
- Data Dependent Jitter < 10 ps
- Maximum Input Clock Frequency > 7 GHz Typical
- Random Clock Jitter < 0.8 ps RMS
- Fixed Input Equalization
- Low Skew 1:2 LVPECL Outputs, < 15 ps max
- 4:1 Multi-Level Mux Inputs, accepts LVPECL, CML LVDS
- 160 ps Typical Propagation Delay



### **ON Semiconductor®**


http://onsemi.com



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 11 of this data sheet.

- 50 ps Typical Rise and Fall Times
- Differential LVPECL Outputs, 800 mV peak-to-peak, typical
- Operating Range:  $2.5 \pm 5\%$  or  $3.3 \text{ V} \pm 10\%$
- Internal 50  $\Omega$  Input Termination Resistors
- V<sub>REFAC</sub> Reference Output
- QFN-32 Package, 5mm x 5mm
- -40°C to +85°C Ambient Operating Temperature
- These are Pb-Free Devices








Figure 2. Pinout: QFN-32 (Top View)

Table 1. Input Select Function Table

SEL1*	SEL0*	Clock / Data Input Selected	
0	0	IN0 Input Selected	
0	1	IN1 Input Selected	
1	0	IN2 Input Selected	
1	1	IN3 Input Selected	

\*Defaults HIGH when left open.

#### Table 2. PIN DESCRIPTION

Pin Num- ber	Pin Name	I/O	Pin Description	
1, 4 5, 8 25, 28 29, 32	IN0, <u>IN0</u> IN1, <u>IN1</u> IN2, <u>IN2</u> IN3, <u>IN3</u>	LVPECL, CML, LVDS Input	Noninverted, Inverted, Differential Clock or Data Inputs	
2, 6 26, 30	VT0, VT1 VT2, VT3		Internal 100 $\Omega$ Center-tapped Termination Pin for INx / $\overline{\text{INx}}$	
15 18	SEL0 SEL1	LVTTL/LVCMOS Input	Input Select pins, default HIGH when left open through a 94 k $\Omega$ pullup resistor. Input logic threshold is V <sub>CC</sub> / 2. See Select Function, Table 1.	
14, 19	NC	-	No Connect	
10, 13, 16 17, 20, 23	V <sub>CC</sub>	_	Positive Supply Voltage.	
11, 12 21, 22	<u>Q0</u> , Q0 <u>Q1</u> , Q1	LVPECL Output	Non-inverted, Inverted Differential Outputs.	
9, 24	GND		Negative Supply Voltage	
3 7 27 31	VREFAC0 VREFAC1 VREFAC2 VREFAC3	-	Output Voltage Reference for Capacitor-Coupled Inputs	
-	EP	-	The Exposed Pad (EP) on the QFN-32 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to the die, and must be electrically connected to GND.	

In the differential configuration when the input termination pins (VT0, VT1, VT2, VT3) are connected to a common termination voltage or left open, and if no signal is applied on INx/INx input, then the device will be susceptible to self-oscillation.
All V<sub>CC</sub> and GND pins must be externally connected to a power supply for proper operation.

#### Table 3. ATTRIBUTES

Characteristi	Value				
ESD Protection	Human Body Model Machine Model	> 2 kV > 200 V			
R <sub>PU</sub> – SELx Input Pullup Resistor	56 kΩ				
Moisture Sensitivity (Note 3)	QFN-32	Level 1			
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in			
Transistor Count	268				
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test					

3. For additional information, see Application Note AND8003/D.

#### Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Power Supply	GND = 0 V		-0.5 to +4.0	V
V <sub>IN</sub>	Positive Input Voltage	GND = 0 V		–0.5 to V <sub>CC</sub> +0.5	V
V <sub>INPP</sub>	Differential Input Voltage  IN – IN			1.89	V
I <sub>OUT</sub>	LVPECL Output Current	Continuous Surge		50 100	mA
I <sub>IN</sub>	Input current Through RT (50 $\Omega$ resistor)			±40	mA
IVREFAC	V <sub>REFAC</sub> Sink or Source Current			±1.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient) (Note 4)	0 lfpm 500 lfpm	QFN-32 QFN-32	31 27	°C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case) (Note 4)		QFN-32	12	°C/W
T <sub>sol</sub>	Wave Solder	≤ 20 sec		265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

4. JEDEC standard multilayer board - 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

### Table 5. DC CHARACTERISTICS POSITIVE LVPECL OUTPUT V<sub>CC</sub> = 2.375 V to 2.625 V, 3.0 V to 3.6 V, GND = 0 V,

 $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  (Note 5)

Symbol	Characteristic	Min	Тур	Max	Unit
POWER S	SUPPLY				
V <sub>CC</sub>	Power Supply Voltage $\begin{array}{c} V_{CC} = 2.5 \ V \\ V_{CC} = 3.3 \ V \end{array}$	2.375 3.0	2.5 3.3	2.625 3.6	V
I <sub>CC</sub>	Power Supply Current for $V_{CC}$ (Inputs and Outputs Open)		100	125	mA
	DUTPUTS				
V <sub>OH</sub>	Output HIGH Voltage (Note 6) $ \begin{array}{c} V_{CC} = 2.5 \ V \\ V_{CC} = 3.3 \ V \end{array} $	V <sub>CC</sub> – 1145 1355 2155	V <sub>CC</sub> – 900 1600 2400	V <sub>CC</sub> - 800 1700 2500	mV
V <sub>OL</sub>	Output LOW Voltage (Note 6) $ \begin{array}{c} V_{CC} = 2.5 \ V \\ V_{CC} = 3.3 \ V \end{array} $	V <sub>CC</sub> – 2000 500 1300	V <sub>CC</sub> - 1700 800 1600	V <sub>CC</sub> – 1500 1000 1800	mV
DIFFERE	NTIAL CLOCK INPUTS DRIVEN SINGLE-ENDED (Note 7) (Figure	es 9 and 10)			
VIH	Single-ended Input HIGH Voltage	V <sub>th</sub> + 100		V <sub>CC</sub>	mV
V <sub>IL</sub>	Single-ended Input LOW Voltage	GND		$V_{th} - 100$	mV
V <sub>th</sub>	Input Threshold Reference Voltage Range (Note 8)	1100		V <sub>CC</sub> - 100	mV
VISE	Single-ended Input Voltage (VIH - VIL)	200		V <sub>CC</sub>	mV
VREFAC					
V <sub>REFAC</sub>	Output Reference Voltage (100 µA Load)	V <sub>CC</sub> - 1300	V <sub>CC</sub> - 1100	V <sub>CC</sub> - 900	mV
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIALLY (Note 9) (Figures 11 ar	nd 12)			
V <sub>IHD</sub>	Differential Input HIGH Voltage ( $IN_x$ , $\overline{IN}_x$ )	1200		V <sub>CC</sub>	mV
V <sub>ILD</sub>	Differential Input LOW Voltage (IN <sub>x</sub> , $\overline{IN}_x$ )	0		V <sub>IHD</sub> – 100	mV
V <sub>ID</sub>	Differential Input Voltage (IN <sub>x</sub> , $\overline{IN}_x$ ) (V <sub>IHD</sub> – V <sub>ILD</sub> )	100		1200	mV
V <sub>CMR</sub>	Input Common Mode Range (Differential Configuration) (Note 10) (Figure 13)	1150		V <sub>CC</sub> – 50	mV
Ι <sub>ΙΗ</sub>	Input HIGH Current $IN_x/\overline{IN}_x$ (VT <sub>x</sub> / $\overline{VT}_x$ Open)	-150		150	μA
Ι <sub>ΙL</sub>	Input LOW Current $IN_x/\overline{IN}_x$ (VT <sub>x</sub> / $\overline{VT}_x$ Open)	-150		150	μA
CONTRO	L INPUT (SELx Pin)				
V <sub>IH</sub>	Input HIGH Voltage for Control Pin	2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage for Control Pin	GND		0.8	V
I <sub>IH</sub>	Input HIGH Current	-150		150	μA
IIL	Input LOW Current	-150		150	μA
TERMINA	TION RESISTORS				
R <sub>TIN</sub>	Internal Input Termination Resistor (Measured from INx to VTx)	45	50	55	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

5. Input and Output parameters vary 1:1 with V<sub>CC</sub>. 6. LVPECL outputs loaded with 50  $\Omega$  to V<sub>CC</sub> – 2 V for proper operation.

Vth, V<sub>IH</sub>, V<sub>IL</sub>, and V<sub>ISE</sub> parameters must be complied with simultaneously.
Vth is applied to the complementary input when operating in single–ended mode.

 V<sub>IHD</sub>, V<sub>ILD</sub>, V<sub>ID</sub> and V<sub>CMR</sub> parameters must be complied with simultaneously.
V<sub>CMR</sub> min varies 1:1 with GND, V<sub>CMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>CMR</sub> range is referenced to the most positive side of the differential input signal.

Symbol	Characteristic		Min	Тур	Max	Unit
f <sub>MAX</sub>	Maximum Input Clock Frequency	$V_{OUT} \ge 400 \text{ mV}$	6	7		GHz
f <sub>DATAMAX</sub>	Maximum Operating Data Rate	NRZ, (PRBS23)	10	11		Gbps
f <sub>SEL</sub>	Maximum Toggle Frequency, SELx		4	10		MHz
V <sub>OUTPP</sub>	Output Voltage Amplitude (@ V <sub>INPPmin</sub> ) $f_{in} \le 6 \text{ GHz}$	(Note 11) (Figures 3 and 14)	400	800		mV
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Differential Outputs Measured at Differential Crosspoint	INx/INx to Qx/Qx @1 GHz @ 50 MHz SELn to Qx	75	160 5	250 10	ps ns
t <sub>PD Tempco</sub>	Differential Propagation Delay Temperature Coefficient	ent		100		$\Delta fs/^{\circ}C$
tskew	Output – Output skew (within device) (Note 13) Device – Device skew (t <sub>pdmax</sub> – t <sub>pdmin</sub> )			0 30	15 100	ps
t <sub>DC</sub>	Output Clock Duty Cycle (Reference Duty Cycle = 50%) f <sub>in</sub> = 1 GHz		45	50	55	%
$\Phi_{\sf N}$	Phase Noise, f <sub>C</sub> = 1 GHz	10 kHz 100 kHz 1 MHz 10 MHz 20 MHz		-135 -136 -148 -148 -148		dBc
$t_{JIT(\Phi)}$	Phase Jitter (RMS) (Figure 7) f <sub>C</sub> = 1 GHz, 12 kHz – 20 MHz			40		fs
t <sub>JITTER</sub>	Random Clock Jitter, RJ(RMS), (Note 14) Deterministic Jitter, DJ (Note 15)	$f_{IN} \le 7 \text{ GHz}$ $f_{IN} \le 10 \text{ Gbps}$		0.2	0.8 10	ps
	Crosstalk Induced Jitter (RMS) (Adjacent Channel)	(Note 16)			0.7	ps
V <sub>INPP</sub>	Input Voltage Swing (Differential Configuration) (Note 17)		100	1	1200	mV
t <sub>r,</sub> , t <sub>f</sub>	Output Rise/Fall Times @ 1 GHz; (20% - 80%), Qx	, Qx	25	50	75	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

11. Measured using a V<sub>INPPmin</sub> source, 50% duty cycle clock source. All output loading with external 50  $\Omega$  to V<sub>CC</sub> – 2 V. Input edge rates 40 ps (20% – 80%).

12. Output voltage swing is a single-ended measurement operating in differential mode.

13. Skew is measured between outputs under identical transitions and conditions. Duty cycle skew is defined only for differential operation when the delays are measured from cross-point of the inputs to the cross-point of the outputs.

14. Additive RMS jitter with 50% duty cycle clock signal.

15. Additive Peak-to-Peak data dependent jitter with input NRZ data at PRBS23.

16. Crosstalk is measured at the output while applying two similar clock frequencies that are asynchronous with respect to each other at the inputs.

17. Input voltage swing is a single-ended measurement operating in differential mode.




Figure 3. Clock Output Voltage Amplitude (V<sub>OUTPP</sub>) vs. Input Frequency (fin) at Ambient Temperature (Typical)





Figure 4. Typical Output Waveform at 2 GHz ( $V_{INPP}$  = 175 mV,  $V_{CC}$  = 2.38 V)



(V<sub>INPP</sub>= 175 mV, V<sub>CC</sub> = 2.38 V)




Figure 6. Typical NB7LQ572 Equalizer Application and Interconnect; Eye Diagrams with PRBS23 Pattern at 3 Gbps and 6.5 Gbps after 12 inches of FR4






Figure 7. Typical Phase Noise Plot at f<sub>carrier</sub> = 1 GHz

The phase noise plot was captured using an Agilent E5052A which shows additive phase noise of the NB7LQ572 at 1 GHz, an operating voltage of 2.5 V at room temperature. The RMS Phase Jitter contributed by the device (integrated between 12 kHz and 20 MHz) is 35 fs. The input source used for the phase noise measurement is an Agilent E8663B.








Figure 10. V<sub>th</sub> Diagram





Figure 9. Differential Input Driven Single-Ended












Figure 12. Differential Inputs Driven Differentially

















Figure 17. LVDS Interface




Figure 18. Standard 50  $\Omega$  Load CML Interface






Figure 19. Capacitor–Coupled Differential Interface ( $V_T$  Connected to External  $V_{REFAC}$ )

\*V\_{REFAC} bypassed to ground with a 0.01  $\mu\text{F}$  capacitor.






#### **DEVICE ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NB7LQ572MNG	QFN-32 (Pb-Free)	74 Units / Rail
NB7LQ572MNR4G	QFN-32 (Pb-Free)	1000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS




NOTES:

- 1. DIMENSIONS AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. DIMENSION & APPLIES TO PLATED 2 з.
- TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM TERMINAL COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.800	0.900	1.000	
A1	0.000	0.025	0.050	
A3	0.	200 REI	F	
b	0.180	0.250	0.300	
D	5	.00 BSC		
D2	2.950	3.100	3.250	
Ε	5.00 BSC			
E2	2.950	3.100	3.250	
е	0.500 BSC			
к	0.200			
L	0.300	0.400	0.500	

#### SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GigaComm is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative