## MC33178, MC33179

## Low Power, Low Noise Operational Amplifiers

The MC33178/9 series is a family of high quality monolithic amplifiers employing Bipolar technology with innovative high performance concepts for quality audio and data signal processing applications. This device family incorporates the use of high frequency PNP input transistors to produce amplifiers exhibiting low input offset voltage, noise and distortion. In addition, the amplifier provides high output current drive capability while consuming only $420 \mu \mathrm{~A}$ of drain current per amplifier. The NPN output stage used, exhibits no deadband crossover distortion, large output voltage swing, excellent phase and gain margins, low open-loop high frequency output impedance, symmetrical source and sink AC frequency performance.

The MC33178/9 family offers both dual and quad amplifier versions in several package options.

## Features

- $600 \Omega$ Output Drive Capability
- Large Output Voltage Swing
- Low Offset Voltage: 0.15 mV (Mean)
- Low T.C. of Input Offset Voltage: $2.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- Low Total Harmonic Distortion: $0.0024 \%$
(@ 1.0 kHz w/600 $\Omega$ Load)
- High Gain Bandwidth: 5.0 MHz
- High Slew Rate: $2.0 \mathrm{~V} / \mu \mathrm{s}$
- Dual Supply Operation: $\pm 2.0 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$
- ESD Clamps on the Inputs Increase Ruggedness without Affecting Device Performance
- Pb-Free Packages are Available


Figure 1. Representative Schematic Diagram (Each Amplifier)


See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

DEVICE MARKING INFORMATION
See general marking information in the device marking section on page 4 of this data sheet.

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{EE})}$ | $\mathrm{V}_{\mathrm{S}}$ | ${ }^{+36}$ | V |
| Input Differential Voltage Range | $\mathrm{V}_{\mathrm{IDR}}$ | Note 1 | V |
| Input Voltage Range | $\mathrm{V}_{\mathrm{IR}}$ | Note 1 | V |
| Output Short Circuit Duration (Note 2) | $\mathrm{t}_{\mathrm{SC}}$ | Indefinite | sec |
| Maximum Junction Temperature | $\mathrm{T}_{\mathrm{J}}$ | +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -60 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | Note 2 | mW |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Either or both input voltages should not exceed $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{EE}}$.
2. Power dissipation must be considered to ensure maximum junction temperature $\left(T_{J}\right)$ is not exceeded. (See power dissipation performance characteristic, Figure 2.)

ORDERING INFORMATION

| Device | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: |
| MC33178D | SOIC-8 |  |
| MC33178DG | $\begin{aligned} & \text { SOIC-8 } \\ & \text { (Pb-Free) } \end{aligned}$ | 98 Units / Rail |
| MC33178DR2 | SOIC-8 |  |
| MC33178DR2G | $\begin{gathered} \hline \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ | 2500 / Tape \& Reel |
| MC33178P | PDIP-8 |  |
| MC33178PG | $\begin{gathered} \hline \text { PDIP-8 } \\ \text { (Pb-Free) } \end{gathered}$ | 50 Units / Rail |
| MC33178DMR2 | Micro8 |  |
| MC33178DMR2G | Micro8 (Pb-Free) | 4000 / Tape \& Reel |
| MC33179D | SOIC-14 |  |
| MC33179DG | SOIC-14 <br> ( Pb -Free) | 55 Units / Rail |
| MC33179DR2 | SOIC-14 |  |
| MC33179DR2G | SOIC-14 (Pb-Free) | 2500 / Tape \& Reel |
| MC33179P | PDIP-14 |  |
| MC33179PG | $\begin{aligned} & \hline \text { PDIP-14 } \\ & \text { (Pb-Free) } \end{aligned}$ | 25 Units / Rail |
| MC33179DTBR2G | TSSOP-14 (Pb-Free) | 2500 / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## MC33178, MC33179

## MARKING DIAGRAMS



Micro8
CASE 846A


3178
AYW.
O:
1时明


$$
\begin{array}{ll}
\text { A } & =\text { Assembly Location } \\
\text { WL, L } & =\text { Wafer Lot } \\
\text { YY, Y } & =\text { Year } \\
\text { WW, W } & =\text { Work Week } \\
\text { G or } & =\text { Pb-Free Package }
\end{array}
$$

(Note: Microdot may be in either location)

## PIN CONNECTIONS



DC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)

| Characteristics | Figure | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Input Offset Voltage }\left(\mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}\right) \\ & \left(\mathrm{V}_{\mathrm{CC}}=+2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-2.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}\right) \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 3 | $\left\|\mathrm{V}_{10}\right\|$ |  |  | $\begin{aligned} & 3.0 \\ & 4.0 \end{aligned}$ | mV |
| Average Temperature Coefficient of Input Offset Voltage $\begin{aligned} & \left(\mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}\right) \\ & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 3 | $\Delta \mathrm{V}_{10} / \Delta \mathrm{T}$ | - | 2.0 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \text { Input Bias Current }\left(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}\right) \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 4, 5 | $I_{\text {IB }}$ | - |  | $\begin{aligned} & 500 \\ & 600 \end{aligned}$ | nA |
| $\begin{aligned} & \text { Input Offset Current }\left(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}\right) \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  | $\left\|{ }_{10}\right\|$ | - | 5.0 | 50 60 | nA |
| Common Mode Input Voltage Range $\left(\Delta \mathrm{V}_{10}=5.0 \mathrm{mV}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}\right)$ | 6 | VICR | $-13$ | $\begin{aligned} & \hline-14 \\ & +14 \end{aligned}$ | $+13$ | V |
| Large Signal Voltage Gain ( $\mathrm{V}_{\mathrm{O}}=-10 \mathrm{~V}$ to $+10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=600 \Omega$ ) $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 7, 8 | Avol | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ |  |  | kV/V |
| $\begin{aligned} & \text { Output Voltage Swing }\left(\mathrm{V}_{I D}= \pm 1.0 \mathrm{~V}\right) \\ &\left(\mathrm{V}_{\mathrm{CC}}\right.\left.=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}\right) \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega \\ & \mathrm{R}_{\mathrm{L}}=600 \Omega \\ & \mathrm{R}_{\mathrm{L}}=600 \Omega \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \\ &\left(\mathrm{~V}_{\mathrm{CC}}\right.\left.=+2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-2.5 \mathrm{~V}\right) \\ & R_{\mathrm{L}}=600 \Omega \\ & \mathrm{R}_{\mathrm{L}}=600 \Omega \\ & \hline \end{aligned}$ | 9, 10, 11 | $\mathrm{V}_{\mathrm{O}}+$ <br> $\mathrm{V}_{\mathrm{O}}{ }^{-}$ <br> $\mathrm{V}_{\mathrm{O}}+$ <br> $\mathrm{V}_{\mathrm{O}}-$ <br> $\mathrm{V}_{\mathrm{O}}+$ <br> $\mathrm{V}_{\mathrm{O}}-$ <br> $\mathrm{V}_{\mathrm{O}}+$ <br> $\mathrm{V}_{\mathrm{O}}-$ | $\begin{gathered} - \\ +12 \\ - \\ +13 \\ - \\ 1.1 \end{gathered}$ | $\begin{gathered} +12 \\ -12 \\ +13.6 \\ -13 \\ +14 \\ -13.8 \\ 1.6 \\ -1.6 \end{gathered}$ | $\begin{gathered} - \\ -12 \\ - \\ -13 \\ - \\ -1.1 \end{gathered}$ | V |
| Common Mode Rejection ( $\mathrm{V}_{\text {in }}= \pm 13 \mathrm{~V}$ ) | 12 | CMR | 80 | 110 | - | dB |
| Power Supply Rejection $\mathrm{V}_{\mathrm{CC}} / V_{\mathrm{EE}}=+15 \mathrm{~V} /-15 \mathrm{~V},+5.0 \mathrm{~V} /-15 \mathrm{~V},+15 \mathrm{~V} /-5.0 \mathrm{~V}$ | 13 | PSR | 80 | 110 | - | dB |
| Output Short Circuit Current ( $\mathrm{V}_{\mathrm{ID}}= \pm 1.0 \mathrm{~V}$, Output to Ground) Source ( $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ to 15 V ) Sink ( $\mathrm{V}_{\mathrm{EE}}=-2.5 \mathrm{~V}$ to -15 V ) | 14, 15 | Isc | $\begin{aligned} & +50 \\ & -50 \end{aligned}$ | $\begin{gathered} +80 \\ -100 \end{gathered}$ | - | mA |
| $\begin{aligned} & \text { Power Supply Current }\left(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\right) \\ & \left(\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-2.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}\right) \\ & \mathrm{MC} 33178 \text { (Dual) } \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{MC} 33179 \text { (Quad) }_{\mathrm{T}_{\mathrm{A}}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | 16 | $\mathrm{I}_{\mathrm{D}}$ | - | - 1.7 | $\begin{aligned} & 1.4 \\ & 1.6 \\ & 2.4 \\ & 2.6 \end{aligned}$ | mA |

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)

| Characteristics | Figure | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew Rate $\left(\mathrm{V}_{\text {in }}=-10 \mathrm{~V} \text { to }+10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{~A}_{\mathrm{V}}=+1.0 \mathrm{~V}\right)$ | 17, 32 | SR | 1.2 | 2.0 | - | V/us |
| Gain Bandwidth Product ( $f=100 \mathrm{kHz}$ ) | 18 | GBW | 2.5 | 5.0 | - | MHz |
| AC Voltage Gain ( $\mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{f}=20 \mathrm{kHz}$ ) | 19, 20 | Avo | - | 50 | - | dB |
| Unity Gain Bandwidth (Open-Loop) ( $\mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ ) |  | BW | - | 3.0 | - | MHz |
| Gain Margin ( $\left.\mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}\right)$ | 21, 23, 24 | $\mathrm{A}_{\mathrm{m}}$ | - | 15 | - | dB |
| Phase Margin ( $\mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ ) | 22, 23, 24 | $\phi \mathrm{m}$ | - | 60 | - | Deg |
| Channel Separation ( $f=100 \mathrm{~Hz}$ to 20 kHz ) | 25 | CS | - | -120 | - | dB |
| Power Bandwidth ( $\mathrm{V}_{\mathrm{O}}=20 \mathrm{~V}_{\mathrm{pp}}, \mathrm{R}_{\mathrm{L}}=600 \Omega$, THD $\leq 1.0 \%$ ) |  | $\mathrm{BW}_{\mathrm{p}}$ | - | 32 | - | kHz |
| $\begin{aligned} & \text { Total Harmonic Distortion }\left(\mathrm{R}_{\mathrm{L}}=600 \Omega,, \mathrm{~V}_{\mathrm{O}}=2.0 \mathrm{~V}_{\mathrm{pp}}, \mathrm{~A}_{\mathrm{V}}=+1.0 \mathrm{~V}\right) \\ & \quad(\mathrm{f}=1.0 \mathrm{kHz}) \\ & (\mathrm{f}=10 \mathrm{kHz}) \\ & (\mathrm{f}=20 \mathrm{kHz}) \end{aligned}$ | 26 | THD | - | $\begin{gathered} 0.0024 \\ 0.014 \\ 0.024 \end{gathered}$ |  | \% |
| Open Loop Output Impedance $\left(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{f}=3.0 \mathrm{MHz}, \mathrm{~A}_{\mathrm{V}}=10 \mathrm{~V}\right)$ | 27 | $\left\|\mathrm{Z}_{\mathrm{O}}\right\|$ | - | 150 | - | $\Omega$ |
| Differential Input Resistance ( $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ ) |  | $\mathrm{R}_{\text {in }}$ | - | 200 | - | $\mathrm{k} \Omega$ |
| Differential Input Capacitance ( $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ ) |  | $\mathrm{C}_{\text {in }}$ | - | 10 | - | pF |
| $\begin{aligned} & \text { Equivalent Input Noise Voltage }\left(R_{S}=100 \Omega,\right) \\ & \begin{array}{l} f=10 \mathrm{~Hz} \\ f=1.0 \mathrm{kHz} \end{array} \end{aligned}$ | 28 | $\mathrm{e}_{\mathrm{n}}$ | - | $\begin{aligned} & 8.0 \\ & 7.5 \end{aligned}$ | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Equivalent Input Noise Current $\begin{aligned} & f=10 \mathrm{~Hz} \\ & f=1.0 \mathrm{kHz} \end{aligned}$ | 29 | $\mathrm{i}_{\mathrm{n}}$ | - | $\begin{aligned} & 0.33 \\ & 0.15 \end{aligned}$ | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |



Figure 2. Maximum Power Dissipation versus Temperature


Figure 3. Input Offset Voltage versus Temperature for 3 Typical Units


Figure 4. Input Bias Current versus Common Mode Voltage


Figure 6. Input Common Mode Voltage Range versus Temperature


Figure 8. Voltage Gain and Phase versus Frequency


Figure 5. Input Bias Current
versus Temperature


Figure 7. Open Loop Voltage Gain versus Temperature


Figure 9. Output Voltage Swing versus Supply Voltage


Figure 10. Output Saturation Voltage versus Load Current


Figure 12. Common Mode Rejection versus Frequency Over Temperature

Figure 14. Output Short Circuit Current versus Output Voltage


Figure 11. Output Voltage
versus Frequency


Figure 13. Power Supply Rejection versus Frequency Over Temperature


Figure 15. Output Short Circuit Current versus Temperature


Figure 16. Supply Current versus Supply Voltage with No Load


Figure 18. Gain Bandwidth Product versus Temperature


Figure 20. Voltage Gain and Phase versus Frequency


Figure 17. Normalized Slew Rate versus Temperature


Figure 19. Voltage Gain and Phase versus Frequency


Figure 21. Open Loop Gain Margin versus Temperature


Figure 22. Phase Margin versus Temperature


Figure 24. Open Loop Gain Margin and Phase Margin versus Output Load Capacitance


Figure 26. Total Harmonic Distortion versus Frequency


Figure 23. Phase Margin and Gain Margin versus Differential Source Resistance


Figure 25. Channel Separation versus Frequency


Figure 27. Output Impedance versus Frequency


Figure 28. Input Referred Noise Voltage versus Frequency


Figure 30. Percent Overshoot versus Load Capacitance

t, TIME ( $2.0 \mathrm{~ns} /$ DIV)
Figure 32. Small Signal Transient Response


Figure 29. Input Referred Noise Current versus Frequency


Figure 31. Non-inverting Amplifier Slew Rate

## MC33178, MC33179



Figure 34. Telephone Line Interface Circuit

## APPLICATION INFORMATION

This unique device uses a boosted output stage to combine a high output current with a drain current lower than similar bipolar input op amps. Its $60^{\circ}$ phase margin and 15 dB gain margin ensure stability with up to 1000 pF of load capacitance (see Figure 24). The ability to drive a minimum $600 \Omega$ load makes it particularly suitable for telecom applications. Note that in the sample circuit in Figure 34 both A2 and A3 are driving equivalent loads of approximately $600 \Omega$.

The low input offset voltage and moderately high slew rate and gain bandwidth product make it attractive for a variety of other applications. For example, although it is not single supply (the common mode input range does not include ground), it is specified at +5.0 V with a typical common mode rejection of 110 dB . This makes it an excellent choice for use with digital circuits. The high common mode rejection, which is stable over temperature, coupled with a low noise figure and low distortion, is an ideal op amp for audio circuits.

The output stage of the op amp is current limited and therefore has a certain amount of protection in the event of a short circuit. However, because of its high current output, it is especially important not to allow the device to exceed the maximum junction temperature, particularly with the

MC33179 (quad op amp). Shorting more than one amplifier could easily exceed the junction temperature to the extent of causing permanent damage.

## Stability

As usual with most high frequency amplifiers, proper lead dress, component placement, and PC board layout should be exercised for optimum frequency performance. For example, long unshielded input or output leads may result in unwanted input/output coupling. In order to preserve the relatively low input capacitance associated with these amplifiers, resistors connected to the inputs should be immediately adjacent to the input pin to minimize additional stray input capacitance. This not only minimizes the input pole frequency for optimum frequency response, but also minimizes extraneous "pick up" at this node. Supplying decoupling with adequate capacitance immediately adjacent to the supply pin is also important, particularly over temperature, since many types of decoupling capacitors exhibit great impedance changes over temperature.

Additional stability problems can be caused by high load capacitances and/or a high source resistance. Simple compensation schemes can be used to alleviate these effects.

If a high source of resistance is used ( $\mathrm{R} 1>1.0 \mathrm{k} \Omega$ ), a compensation capacitor equal to or greater than the input capacitance of the op amp ( 10 pF ) placed across the feedback resistor (see Figure 35) can be used to neutralize that pole and prevent outer loop oscillation. Since the closed loop transient response will be a function of that capacitance, it is important to choose the optimum value for that capacitor. This can be determined by the following Equation:

$$
\begin{equation*}
C_{C}=(1+[R 1 / R 2])^{2} \times C_{L}\left(Z_{O} / R_{2}\right) \tag{1}
\end{equation*}
$$

where: $Z_{O}$ is the output impedance of the op amp.


Figure 35. Compensation for High Source Impedance

For moderately high capacitive loads ( $500 \mathrm{pF}<\mathrm{C}_{\mathrm{L}}$ $<1500 \mathrm{pF}$ ) the addition of a compensation resistor on the order of $20 \Omega$ between the output and the feedback loop will help to decrease miller loop oscillation (see Figure 36). For high capacitive loads $\left(\mathrm{C}_{\mathrm{L}}>1500 \mathrm{pF}\right)$, a combined compensation scheme should be used (see Figure 37). Both the compensation resistor and the compensation capacitor affect the transient response and can be calculated for optimum performance. The value of $\mathrm{C}_{\mathrm{C}}$ can be calculated using Equation 1. The Equation to calculate $\mathrm{R}_{\mathrm{C}}$ is as follows:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{C}}=\mathrm{Z}_{\mathrm{O}} \times \mathrm{R}_{1} / \mathrm{R}_{2} \tag{2}
\end{equation*}
$$



Figure 36. Compensation Circuit for Moderate Capacitive Loads


Figure 37. Compensation Circuit for High Capacitive Loads


SCALE 1:1


$$
\begin{aligned}
& \text { STYLE 1: } \\
& \text { PIN 1. AC IN } \\
& \text { 2. DC }+ \text { IN } \\
& \text { 3. DC }- \text { IN } \\
& \text { 4. AC IN } \\
& \text { 5. GROUND } \\
& \text { 6. OUTPUT } \\
& \text { 7. AUXILIARY } \\
& \text { 8. VCC }
\end{aligned}
$$

PDIP-8
CASE 626-05
ISSUE P
DATE 22 APR 2015

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCHES
2. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
3. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH

DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD
NOT TO EXCEED 0.10 INCH
NOT TO EXCEED 0.10 INCH.
5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM
5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM
PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR to datum C.
6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
7. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).

|  | INCHES |  | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | ---- | 0.210 | --- | 5.33 |  |  |
| A1 | 0.015 | ---- | 0.38 | --- |  |  |
| A2 | 0.115 | 0.195 | 2.92 | 4.95 |  |  |
| b | 0.014 |  | 0.022 | 0.35 |  | 0.56 |
| b2 | 0.060 TYP |  | 1.52 TYP |  |  |  |
| C | 0.008 | 0.014 | 0.20 | 0.36 |  |  |
| D | 0.355 | 0.400 | 9.02 | 10.16 |  |  |
| D1 | 0.005 | ---- | 0.13 | --- |  |  |
| E | 0.300 | 0.325 | 7.62 | 8.26 |  |  |
| E1 | 0.240 | 0.280 | 6.10 | 7.11 |  |  |
| e | 0.100 | BSC | 2.54 | BSC |  |  |
| eB | ---- | 0.430 | --- | 10.92 |  |  |
| L | 0.115 | 0.150 | 2.92 | 3.81 |  |  |
| M | ---- | $10^{\circ}$ | --- | $10^{\circ}$ |  |  |

GENERIC
MARKING DIAGRAM*


XXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
$\mathrm{G} \quad=\mathrm{Pb}-$ Free Package
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, "G" or microdot " $\bullet$ ", may or may not be present.

| DOCUMENT NUMBER: | 98ASB42420B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | PDIP-8 | PAGE 1 OF 1 |

ON Semiconductor and (iN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


STYLES ON PAGE 2

PDIP-14
CASE 646-06
ISSUE S
DATE 22 APR 2015

NOTES:

1. DIMENSIONING AND TOLERANCING

DIMENSIONS AIMENSION. $\operatorname{li}$. MEASURED WITH THE PACK AGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
4. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD F
NOT TO EXCEED 0.10 INCH.
NOT TO EXCEED 0.10 INCH.
5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.
6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED
7. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).

| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
|  | ---- | 0.210 | --- | 5.33 |
| A1 | 0.015 | ---- | 0.38 | --- |
| A2 | 0.115 | 0.195 | 2.92 | 4.95 |
| b | 0.014 | 0.022 | 0.35 | 0.56 |
| b2 | 0.060 TYP |  | 1.52 TYP |  |
| C | 0.008 | 0.014 | 0.20 | 0.36 |
| D | 0.735 | 0.775 | 18.67 | 19.69 |
| D1 | 0.005 | ---- | 0.13 | --- |
| E | 0.300 | 0.325 | 7.62 | 8.26 |
| E1 | 0.240 | 0.280 | 6.10 | 7.11 |
| e | 0.100 | BSC | 2.54 | BSC |
| eB | ---- | 0.430 | --- | 10.92 |
| L | 0.115 | 0.150 | 2.92 | 3.81 |
| M | ---- | $10^{\circ}$ | -- |  |

GENERIC MARKING DIAGRAM*


| XXXXX | $=$ Specific Device Code |
| :--- | :--- |
| A | $=$ Assembly Location |
| WL | $=$ Wafer Lot |
| YY | $=$ Year |
| WW | Work Week |
| G | $=$ Pb-Free Package |

*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, "G" or microdot " $\stackrel{\rightharpoonup}{ }$ ", may or may not be present.

| DOCUMENT NUMBER: | 98ASB42428B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | PDIP-14 | PAGE 1 OF 2 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

STYLE 1:
PIN 1. COLLECTOR
2. BASE
3. EMITTER
3. EMIT
4. NO

CONNECTION
5. EMITTER
6. BASE
7. COLLECTOR
8. COLLECTOR
9. BASE
10. EMITTER 11. NO

CONNECTION
12. EMITTER
13. BASE
14. COLLECTOR

STYLE 5:
PIN 1. GATE
3. SOURCE
4. NO CONNECTION
4. NO CONN
. SOURCE
6. DRAIN
7. GATE
. GATE
9. DRAIN
10. SOURCE
11. NO CONNECTION
12. SOURCE
13. DRAIN

STYLE 9:
PIN 1. COMMON CATHODE
2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE . ANODE/CATHODE
7. COMMON ANODE
8. COMMON ANODE
9. ANODE/CATHODE
0. ANODE/CATHODE

1. ANODE/CATHODE
2. NO CONNECTION
3. ANODE/CATHODE
4. ANOMMON CATHODE


| DOCUMENT NUMBER: | 98ASB42428B | Electronic versions are uncontrolled except when acessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY' in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | PDIP-14 | PAGE 2 OF 2 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


SOIC-8 NB
CASE 751-07
ISSUE AK
SCALE 1:1
NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
. CONTROLLING DIMENSION: MILLIMETER.
2. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
3. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
4. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
5. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
|  | 4.80 | 5.00 | 0.189 | 0.197 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC |  | 0.050 BSC |  |
| H | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0 | $0^{\circ}$ | $8^{\circ}$ | 0 |
|  | $\circ$ | 8 |  |  |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

GENERIC
MARKING DIAGRAM*



XXXXX = Specific Device Code
A = Assembly Location
L Wafer Lot
= Year
= Work Week
= Pb-Free Package
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-\mathrm{Free}$ indicator, " G " or microdot " $\mathrm{=}$ ", may or may not be present. Some products may not follow the Generic Marking.
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-8 NB | PAGE 1 OF 2 |

[^0] special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-8 NB
CASE 751-07
ISSUE AK
DATE 16 FEB 2011

STYLE

| PIN 1. | EMITTER |
| ---: | :--- |
| 2. | COLLECTOR |
| 3. | COLLECTOR |
| 4. | EMITTER |
| 5. | EMITTER |
| 6. | BASE |
| 7. | BASE |
| 8. | EMITTER |
| STYLE 5: |  |
| PIN 1. | DRAIN |
| 2. | DRAIN |
| 3. | DRAIN |
| 4. | DRAIN |
| 5. | GATE |
| 6. | GATE |
| 7. | SOURCE |
| 8. | SOURCE |

STYLE 9:
PIN 1. EMITTER, COMMON
COLLECTOR, DIE \#1 COLLECTOR, DIE \#2 EMITTER, COMMON EMITTER, COMMON BASE, DIE \#2
BASE, DIE \#1
8. EMITTER, COMMON

STYLE 13:
PIN 1. N.C.
2. SOURCE
3. SOURCE

GATE
DRAIN
DRAIN
DRAIN
8. DRAIN

STYLE 17:
PIN 1. VCC
V2OUT
V10UT
V10UT
TXE
RXE
VEE
8. ACC

STYLE 21:
PIN 1. CATHODE 1
2. CATHODE 2
3. CATHODE 3

CATHODE 4
CATHODE 5
6. COMMON ANODE
7. COMMON ANODE
8. CATHODE 6

STYLE 25:
PIN 1. VIN
2. $N / C$

REXT
GND
IOUT
IOUT
IOUT
8. IOUT

## STYLE 29:

PIN 1. BASE, DIE \#
EMITTER, \#1
BASE, \#2
. EMITTER, \#2
5. COLLECTOR, \#2
6. COLLECTOR, \#2
7. COLLECTOR, \#1
7. COLLECTOR, \#1

STYLE
PIN 1. COLIECTOR, DIE,
2. COLLECTOR, \#1
3. COLLECTOR, \#2

COLLECTOR, \#2
BASE, \#2
. EMITTER, \#2
7. BASE, \#1
8. EMITTER, \#1

STYLE 6:
PIN 1. SOURCE
DRAIN
3. DRAIN
4. SOURCE

SOURCE
6. GATE
7. GATE
8. SOURCE

STYLE 10:
PIN 1. GROUND
2. BIAS 1
3. OUTPUT

GROUND
GROUND
BIAS 2
7. INPUT
8. GROUND

STYLE 14:
PIN 1. N-SOURCE
2. N-GATE

P-SOURCE
P-GATE
5-DRAIN
. P-DRAIN
7. N -DRAIN
8. N-DRAIN

STYLE 18
PIN 1. ANODE
2. ANODE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. CATHODE
8. CATHODE

STYLE 22 :
PIN 1. I/O LINE
2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC
4. I/O LINE 3
5. COMMON ANODE/GND
6. I/O LINE 4
7. I/O LINE 5
8. COMMON ANODE/GND

STYLE 26:
PIN 1. GND
2. $\mathrm{dv} / \mathrm{dt}$
3. ENABLE
4. ILIMIT
5. SOURCE

SOURCE
7. SOURCE

STYLE 30
PIN 1. DRAIN 1
. DRAIN 1
. GATE 2
4. SOURCE 2
5. SOURCE 1/DRAIN 2
. SOURCE 1/DRAIN 2
SOURCE 1/DRAIN 2
8. GATE 1

STYLE 3
STYLE
2. DRAIN, DIE
2. DRAIN, \#1
2. DRAIN, \#
3. DRAIN, \#2
4. DRAIN, \#2
5. GATE, \#2
7. GATE, \#1
8. SOURCE, \#1

## STYLE 7

PIN 1. INPUT
2. EXTERNAL BYPASS
3. THIRD STAGE SOURCE
4. GROUND
5. DRAIN
6. GATE 3
7. SECOND STAGE Vd
8. FIRST STAGE Vd

## STYLE 11:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. DRAIN 2
7. DRAIN
8. DRAIN 1

## STYLE 15:

PIN 1. ANODE 1
2. ANODE 1
3. ANODE 1
4. ANODE 1
5. CATHODE, COMMON
6. CATHODE, COMMON
7. CATHODE, COMMON
8. CATHODE, COMMON

## STYLE 19:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. MIRROR 2
7. DRAIN 1
8. MIRROR 1

## STYLE 23:

PIN 1. LINE 1 IN
2. COMMON ANODE/GND
3. COMMON ANODE/GND
4. LINE 2 IN
5. LINE 2 OUT
6. COMMON ANODE/GND
7. COMMON ANODE/GND
8. LINE 1 OUT

STYLE 27:
PIN 1. ILIMIT
2. OVLO
3. UVLO
4. INPUT+
5. INPUT+
5. SOURCE
6. SOURCE
7. SOURCE
8. DRAIN

STYLE 4:
PIN 1. ANODE
2. ANODE
3. ANODE
4. ANODE
5. ANODE
6. ANODE
8. COMMON CATHODE

## STYLE 8:

PIN 1. COLLECTOR, DIE \#1
2. BASE, \#1
3. BASE, \#2
4. COLLECTOR, \#2
5. COLLECTOR, \#2
6. EMITTER, \#2
7. EMITTER, \#1
8. COLLECTOR, \#1

## STYLE 12

PIN 1. SOURCE
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

## STYLE 16:

PIN 1. EMITTER, DIE \#1
2. BASE, DIE \#1
3. EMITTER, DIE \#2
3. EMITTER, DIE
4. BASE, DIE \#2
4. BASE, DIE \#2
6. COLLECTOR, DIE \#2
7. COLLECTOR, DIE \#1
8. COLLECTOR, DIE \#1

## STYLE 20:

PIN 1. SOURCE (N)
2. GATE (N)
3. SOURCE (P)
4. GATE (P)
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

## STYLE 24:

PIN 1. BASE
2. EMITTER
3. COLLECTOR/ANODE
4. COLLECTOR/ANODE
5. CATHODE
6. CATHODE
7. COLLECTOR/ANODE
8. COLLECTOR/ANODE

## STYLE 28:

PIN 1. SW_TO_GND
2. DASIC $\bar{O} F F$
3. DASIC_SW_DET
4. GND
5. V_MON
6. VBUULK
7. VBULK
8. VIN

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| :---: | :---: | :---: |
| DESCRIPTION: | SOIC-8 NB | PAGE 2 OF 2 |

onsemi and OnSemi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.


SOIC-14 NB
CASE 751A-03
ISSUE L
SCALE 1:1


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b DOES NOT INCLUDE DAMBAR

PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION
4. DIMENSIONS D AND E DO NOT INCLUDE

MOLD PROTRUSIONS.
5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

SIDE.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
|  | 1.35 | 1.75 | 0.054 | 0.068 |
| A1 | 0.10 | 0.25 | 0.004 | 0.010 |
| A3 | 0.19 | 0.25 | 0.008 | 0.010 |
| b | 0.35 | 0.49 | 0.014 | 0.019 |
| D | 8.55 | 8.75 | 0.337 | 0.344 |
| E | 3.80 | 4.00 | 0.150 | 0.157 |
| e | 1.27 | BSC | 0.050 | BSC |
| H | 5.80 | 6.20 | 0.228 | 0.244 |
| h | 0.25 | 0.50 | 0.010 | 0.019 |
| L | 0.40 | 1.25 | 0.016 | 0.049 |
| M | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |



DIMENSIONS: MILLIMETERS
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42565B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-14 NB | PAGE 1 OF 2 |

STYLE 1:
PIN 1. COMMON CATHODE
2. ANODE/CATHODE
3. ANODE/CATHODE
4. NO CONNECTION
5. ANODE/CATHODE
6. NO CONNECTION
7. ANODE/CATHODE
8. ANODE/CATHODE
9. ANODE/CATHODE
10. NO CONNECTION
11. ANODE/CATHODE
12. ANODE/CATHODE
13. NO CONNECTION
4. COMMON ANODE
STYLE $5:$

PIN 1. COMMON CATHODE
2. ANODE/CATHODE
3. ANODE/CATHOD
4. ANODE/CATHOD
4. ANODE/CATHODE
5. ANODE/CATHODE
6. NO CONNECTION
7. COMMON ANODE
8. COMMON CATHOD
9. ANODE/CATHODE
10. ANODE/CATHODE
11. ANODE/CATHODE
12. ANODE/CATHODE
13. NO CONNECTION
14. COMMON ANODE

STYLE 2 :
CANCELLED

STYLE 3:
PIN 1. NO CONNECTION 2. ANODE 3. ANODE
4. NO CONNECTION 5. ANODE
6. NO CONNECTION
7. ANODE
8. ANODE
9. ANODE
10. NO CONNECTION
11. ANODE
12. ANODE
13. NO CONNECTION
14. COMMON CATHODE

## STYLE 6

PIN 1. CATHODE
2. CATHODE
3. CATHODE
4. CATHODE
5. CATHODE
5. CATHODE
6. CATHODE
7. CATHOD
8. ANODE
9. ANODE
10. ANODE
11. ANODE
12. ANODE
13. ANODE
14. ANODE

STYLE 7:
PIN 1. ANODE/CATHODE
2. COMMON ANODE
3. COMMON CATHODE
4. ANODE/CATHODE
5. ANODE/CATHODE
6. ANODE/CATHODE
7. ANODE/CATHODE
8. ANODE/CATHODE
9. ANODE/CATHODE
10. ANODE/CATHODE
11. COMMON CATHODE

1. COMMON CATHODE
2. COMMON ANODE
3. ANODE/CATHODE

STYLE 4:
PIN 1. NO CONNECTION 2. CATHODE
3. CATHODE
4. NO CONNECTION
5. CATHODE
6. NO CONNECTION
7. CATHODE
. CATHODE
9. CATHODE
10. NO CONNECTION
11. CATHODE
12. CATHODE
13. NO CONNECTION
14. COMMON ANODE

STYLE 8:
PIN 1. COMMON CATHODE
2. ANODE/CATHODE
3. ANODE/CATHODE
4. NO CONNECTION
4. NO CONNECTION
5. ANODE/CATHODE
6. ANODE/CATHODE
7. COMMON ANODE
8. COMMON ANODE
9. ANODE/CATHODE
10. ANODE/CATHODE
11. NO CONNECTION
11. NO CONNECTION
12. ANODE/CATHODE
12. ANODE/CATHODE
13. ANODE/CATHODE
14. COMMON CATHODE

| DOCUMENT NUMBER: | 98ASB42565B | Electronic versions are uncontrolled except when accessed directly from the Documment Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-14 NB | PAGE $\mathbf{2}$ OF 2 |

onsemi and OnSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

Micro8
CASE 846A-02
ISSUE K
DATE 16 JUL 2020
SCALE 2:1

## NDTES:

1. DIMENSIDNING AND TZLERANCING PER ASME Y14.5M, 2009.
2. CINTRZLLING DIMENSIDN: MILLIMETERS
3. DIMENSIUN b DUES NDT INCLUDE DAMBAR PRDTRUSIDN ALLIWABLE PRITRUSIDN SHALL BE 0.10 mm IN EXCESS DF MAXIMUM MATERIAL CINDITIDN
4. DIMENSIUNS D AND E DD NDT INCLUDE MLLD FLASH, PRDTRUSIDr GR GATE BURRS, MILD FLASH, PRDTRUSIUNS, $G R$ GATE BURRS SHALL NDT EXCEED 0.15 mm PER SIDE. DIMENSIDN E DDES NDT INCLUDE INTERLEAD FLASH $\square R$ PRITRUSIDN. INTERLEAD FLASH IR PRZTRUSIDN SHALL NDT EXCEED 0.25 mm PER SIDE. DIMENSIINS D AND E ARE DETERMINED AT DATUM F.
5. DATUMS A AND B ARE TV BE DETERMINED AT DATUM F
6. A1 IS DEFINED AS THE VERTICAL DISTANCE FRIM THE SEATING PLANE TI THE LIWEST PDINT IN THE PACKAGE BGDY.
GENERIC MARKING DIAGRAM*


| XXXX | $=$ Specific Device Code |
| :--- | :--- |
| A | $=$ Assembly Location |
| Y | $=$ Year |
| W | $=$ Work Week |
| - | $=$ Pb-Free Package |



END VIEW
0.65

PITCH ${ }^{-}$
RECDMMENDED MDUNTING FIDTPRINT

| DIM | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN. | NIM. | MAX. |
| A | --- | -- | 1.10 |
| A1 | 0.05 | 0.08 | 0.15 |
| b | 0.25 | 0.33 | 0.40 |
| C | 0.13 | 0.18 | 0.23 |
| D | 2.90 | 3.00 | 3.10 |
| E | 2.90 | 3.00 | 3.10 |
| e | 0.65 BSC |  |  |
| $\mathrm{H}_{\mathrm{E}}$ | 4.75 | 4.90 |  |
| L | 0.40 | 5.05 |  |



[^1]
## STYLE 3:

| STYLE 1: | STYLE 2. |
| :---: | :---: |
| PIN 1. SOURCE | PIN 1. SOURCE 1 |
| 2. SOURCE | 2. GATE 1 |
| 3. SOURCE | 3. SOURCE 2 |
| 4. GATE | 4. GATE 2 |
| 5. DRAIN | 5. DRAIN 2 |
| 6. DRAIN | 6. DRAIN 2 |
| 7. DRAIN | 7. DRAIN 1 |
| 8. DRAIN | 8. DRAIN 1 |

PIN 1. N-SOURCE
2. N-GATE 3. P-SOURCE
4. P-GATE
4. P-GATE
5. P-DRAIN
5. P-DRAIN
6. P-DRAIN
7. N-DRAIN
8. N -DRAIN
(Note: Microdot may be in either location)
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-F r e e$ indicator, " $G$ " or microdot """, may or may not be present. Some products may not follow the Generic Marking

| DOCUMENT NUMBER: | 98ASB14087C | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontrolled except when stamped "CONTROLLED COPY' in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | MICRO8 | PAGE 1 OF 1 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


TSSOP-14 WB
CASE 948G
ISSUE C
DATE 17 FEB 2016


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS MOLD FLASH OR GATE BURRS SHALL NOT MOLD FLASH OR GATE BURRS
4. DIMENSION B DOES NOT INCLUDE

INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 4.90 | 5.10 | 0.193 | 0.200 |
| B | 4.30 | 4.50 | 0.169 | 0.177 |
| C | --- | 1.20 | --- | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 | BSC | 0.026 |  |
| BSC |  |  |  |  |
| H | 0.50 | 0.60 | 0.020 | 0.024 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 BSC | 0.252 | BSC |  |
| M | $00^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

GENERIC MARKING DIAGRAM*

SOLDERING FOOTPRINT


|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |


| A | $=$ Assembly Location |
| :--- | :--- |
| L | $=$ Wafer Lot |
| Y | $=$ Year |
| W | $=$ Work Week |
| - | $=$ Pb-Free Package |

(Note: Microdot may be in either location)
*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98ASH70246A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY' in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TSSOP-14 WB | PAGE 1 OF 1 |

onsemi and ONSemi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com


[^0]:    onsemi and OnSemi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

[^1]:    Solderrng and
    SLLDERRM/D.

