

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or unavteries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and



December 2009

SerDes FIN210AC **10-Bit Serializer / Deserializer Supporting Cameras and** Small Displays up to 48MHz

Features

Data & Control Bits	10-bit
Frequency	48MHz
Capability	Camera or LCD
Interface	Microcontroller, RGB, YUV
µController Usage	m68 & i86
Selectable Edge Rates	Yes
Standby Current	<10µA
Core Voltage (V _{DDA/S})	2.8 to 3.6V
I/O Voltage (V _{DDP})	1.65 to 3.6V
ESD (I/O to GND)	15kV
Backage	32-Terminal MLP
Package	42-Ball USS-BGA
Ordering Information	FIN210ACMLX
Ordering Information	FIN210ACGFX

Description


The FIN210AC µSerDes™ is a low-power serializer / deserializer optimized for use in cell phone displays and camera paths. The device reduces a 10-bit data path to four wires. For camera applications, an additional master clock can be passed in the opposite direction of data flow. The device utilizes Fairchild's proprietary ultra-low power, low-EMI technology.

Applications

- Slider, Folder, & Clamshell Mobile Handsets
- Printers
- Security Cameras

Related Resources

For samples and questions, please contact: Interface@fairchildsemi.com.



© 2009 Fairchild Semiconductor Corporation FIN210AC • Rev. 1.0.3

Typical Application


FIN210AC (Serializer DIRI=1) Pin Descriptions				
Pin Name	Description			
DIRI	Control to determine serializer or deserializer configuration.	0	De	
			Se	

DIRI	Control to determine serializer or deserializer configuration.		0 Deserializer			
DIRI			Serializer			
CTL ADJ	Adjusts CTL drive to compensate for environmental conditions		0 Low drive (low power)			
	and length.	1	High drive (high power)			
S0	Configure frequency range for the PLL.	Se	e Table 1 Serializer (DIR	I=1) Control Pin.		
S1	Configure frequency range for the PLL.	Se	e Table 1 Serializer (DIR	I=1) Control Pin.		
PLL0	Divide or adjust the serial frequency.	Se	e Table 1 Serializer (DIR	I=1) Control Pin.		
PLL1	Divide or adjust the serial frequency.	Se	e Table 1 Serializer (DIR	I=1) Control Pin.		
CKREF	LV-CMOS clock input and PLL reference.					
STROBE	LV-CMOS strobe input for latching data (DP [1:12]) into the serializer on the rising edge.					
DP[1:10]	LV-CMOS parallel data input. (GND input if not used)					
CKSO+ / CKSO-	CTL Differential serializer output bit clock. CKSO+: Positive signal	; CK	SO-: Negative signal.			
DSO+ / DSO-	CTL Differential serial output data signals. DSO+: Positive signal;	DSC	D-: Negative signal.			
CKSI+ / CKSI-	CTL Differential deserializer input bit clock. CKSI+: Positive signal; CKSI-: Negative signal.	No	connect unless in "clock	pass-through" mode.		
CKP	LV-CMOS word clock output or Pixel clock output.	No	connect unless in "clock	pass-through" mode.		
/DIRO	LV-CMOS output, Inversion of DIRI in normal operation. Can be us signal of the deserializer where the interface needs to be turned an	sed	to drive the DIRI	No connect if not used.		
VDDP	Power supply for parallel I/O. (All VDDP pins must be connected	to V	DDP)			
VDDS	Power supply for serial I/O.					
VDDA	Power supply for core.					
GND	All GND pins must be connected to ground. BGA: all GND pads. N grounded.	/LP:	: Pins 10, 11, 29, and GN	D PAD must be		
N/C	No connect. (Do not connect to GND or VDD)					

Note:

1. 0=GND; 1=VDDP

FIN210AC (Serializer DIRI=1) Pin Configurations



© 2009 Fairchild Semiconductor Corporation FIN210AC • Rev. 1.0.3


FIN210AC (Deserializer DIRI=0) Pin Description	N210AC	AC (Deserialize)	r DIRI=0) Pin	Descriptions
--	--------	------------------	---------------	--------------

Pin Name	Description					
DIRI	Control to determine serializer or deserializer configuration.	0 Deserializer 1 Serializer				
XTERM	Control to determine if using internal or external termination	0 Internal termination used 1 External termination required on CKSI & DSI				
S0	Signals used to define the edge rate of parallel I/O.	See Table 2 Deserializer (DIRI=0) Control Pin.				
S1	Signals used to define the edge rate of parallel I/O.	See Table 2 Deserializer (DIRI=0) Control Pin.				
PWS0	Configure CKP pulse width.	See Table 2 Deserializer (DIRI=0) Control Pin.				
PWS1	Configure CKP pulse width.	See Table 2 Deserializer (DIRI=0) Control Pin.				
/ENZ	High-Z or known state outputs during power down	See Table 5 Deserializer (DIRI=0) Control Pin.				
DP[1:10]	LV-CMOS parallel data output. (N/C if not used)					
CKP	LV-CMOS word clock output or Pixel clock output.					
DSI+ / DSI-	CTL Differential serial input data signals. DSI+: Positive signal;	DSI-: Negative signal.				
CKSI+ / CKSI-	CTL Differential deserializer input bit clock. CKSI+: Positive sigr	nal; CKSI-: Negative signal.				
CKSO+ / CKSO-	CTL Differential serializer output bit clock. CKSO+: Positive signal; CKSO-: Negative signal.	No connect unless in "clock pass-through" mode.				
CKREF	LV-CMOS clock input and PLL reference.	No connect unless in "clock pass-through" mode.				
STROBE	LV-CMOS strobe input for latching data into the serializer.	No connect unless in "clock pass-through" mode.				
/DIRO	LV-CMOS Output. Inversion of DIRI in normal operation.	No connect if not used.				
VDDP	Power supply for parallel I/O. (All VDDP pins must be connected	d to VDDP)				
VDDS	Power supply for serial I/O.					
VDDA	Power supply for core.					
GND	All GND pins must be connected to ground. BGA: all GND pads	. MLP: GND PAD must be grounded.				
N/C	No connect. BGA: G1, F2; MLP: 10, 11; (Do not connect to GNI	D or VDD)				

Note:

2. 0=GND; 1=VDDP





 $\ensuremath{\textcircled{O}}$ 2009 Fairchild Semiconductor Corporation FIN210AC • Rev. 1.0.3

www.fairchildsemi.com

System Control Pin

Table 1. Serializer (DIRI=1) Control Pin

		Function					Control Pin			
Conditions	CKREF	STROBE	PLL Multiplier	PLL0	PLL1	S0	S1			
	Sl	ow Frequencies								
Normal operation	5MHz to 15MHz	≤ CKREF (Up to 15MHz)	1	1	0	0	1			
Supports spread spectrum on CKREF	5MHz to 14.2MHz	≤ CKREF (Up to 14.2MHz)	0.947	0	0	0	1			
With a fixed CKREF input; STROBE can be 1/2 the speed	5MHz to 15MHz	≤ CKREF / 2 (Up to 7.5MHz)	2	0	1	0	1			
With a fixed CKREF input; STROBE can be 1/3 the speed	5MHz to 15MHz	≤ CKREF / 3 (Up to 5MHz)	3	1	1	0	1			
	Med	lium Frequencies								
Normal operation	10MHz to 30MHz	≤ CKREF (Up to 30MHz)	1	1	0	1	1			
Supports spread spectrum on CKREF	10MHz to 28.4MHz	≤ CKREF (Up to 28.4MHz)	0.947	0	0	1	1			
With a fixed CKREF input; STROBE can be 1/2 the speed	10MHz to 30MHz	≤ CKREF / 2 (Up to 15MHz)	2	0	1	1	1			
With a fixed CKREF input; STROBE can be 1/3 the speed	10MHz to 30MHz	≤ CKREF / 3 (Up to 10MHz)	3	1	1	1	1			
	Fa	ast Frequencies								
Normal operation	18MHz to 48MHz	≤ CKREF (Up to 48MHz)	1	1	0	1	0			
Supports spread spectrum on CKREF	18MHz to 45.4MHz	≤ CKREF (Up to 45.4MHz)	0.947	0	0	1	0			
With a fixed CKREF input; STROBE can be 1/2 the speed	18MHz to 48MHz	≤ CKREF / 2 (Up to 24MHz)	2	0	1	1	0			
With a fixed CKREF input; STROBE can be 1/3 the speed	18MHz to 48MHz	≤ CKREF / 3 (Up to 16MHz)	3	1	1	1	0			
	Power-Down			Х	Х	0	0			

Table 2. Deserializer (DIRI=0) PWS Control Pins (Pulse Width Examples)

						-	
CKP to STROBE	CKP F	ulse Width Low	/ Time	Refei	ence	Con	trol Pin
	CKREF=19.2 MHz	CKREF=26 MHz	CKREF=48 MHz	PLL Multiplier (Serializer)	Pwidth Multiplier	PWS0	PWS1
		Serializer P	LL Multiplier = 3	3			
Non-Inverted	78.1ns	57.7ns	31.2ns	3	6	0	0
Inverted	78.1ns	57.7ns	31.2ns	3	6	1	0
Non-Inverted	156.3ns	115.4ns	62.5ns	3	12	0	1
Non-Inverted	208.3ns	153.8ns	83.3ns	3	16	1	1
		Serializer P	LL Multiplier = 2	2			
Non-Inverted	52.1ns	38.5ns	20.8ns	2	6	0	0
Inverted	52.1ns	38.5ns	20.8ns	2	6	1	0
Non-Inverted	104.2ns	76.9ns	41.7ns	2	12	0	1
Non-Inverted	138.9ns	102.6ns	55.6ns	2	16	1	1
		Serializer P	LL Multiplier =	1			
Non-Inverted	26ns	19.2ns	10.4ns	1	6	0	0
Inverted	26ns	19.2ns	10.4ns	1	6	1	0
Non-Inverted	52.1ns	38.5ns	20.8ns	1	12	0	1
Non-Inverted	69.4ns	51.3ns	27.8ns	1	16	1	1
	Power-Down		•	Х	Х	0	0

 $\ensuremath{\textcircled{}^{\circ}}$ 2009 Fairchild Semiconductor Corporation FIN210AC + Rev. 1.0.3

µSerDes™ FIN210AC — 10-Bit Serializer / Deserializer Supporting Cameras and Small Displays up to 48MHz

(1)

(2)

Table 5. Desenanzer 50 & 51 Control Fills (Note: All edge fates are typical values.)						
LVCMOS Output Edge Ra	S0	S1				
Slow Edge Rates	~7 - 8ns (C _L = 8pF)	0	1			
Medium Edge Rates	~4 - 5ns (C _L = 8pF)	1	1			
Fast Edge Rates	~2 - 3ns (C _L = 8pF)	1	0			
Power Down		0	0			

Table 3. Deserializer S0 & S1 Control Pins (Note: All edge rates are typical values.)

Pulse Width Calculations

CKP Pulse Width Low Time=(PLL Multiplier • Pwidth Multiplier) / (CKREF•12)

Example: CKREF=26MHz; PLL Multiplier=1; Pwidth Multiplier=6

CKP Pulse width=(1 • 6) / (26MHz • 12)=19.2ns

CKREF = Strobe 50% Duty Cycle

If CKREF = Strobe the below control states will provide a ~ 50% duty cycle pulse width output on CKP

Table 4. CKREF = Strobe 50% Duty Cycle

Serializer		Deser	ializer	
Γ	PLL0	PLL1	PWS0	PWS1
	1	0	0	0

Power-Down States

When both S1 and S0 signals are 0, regardless of the state of the DIRI signal, the FIN210AC resets and powers down. The power-down mode shuts down all internal analog circuitry, disables the serial input and output of the device, and resets all internal digital logic. Table 5 indicates the state of the input states and output buffers in Power-Down mode.

Table 5.Power-Down

Signal Pins	DIRI=1 (Serializer)	DIRI=0 (Deserializer) /ENZ = 0	DIRI=0 (Deserializer) /ENZ = 1
DP[1:10]	Inputs Disabled	Outputs High-Z	Outputs Low
СКР	HIGH	High-Z	High
STROBE	Input Disabled	Input Disabled	Input Disabled
CKREF	Input Disabled	Input Disabled	Input Disabled
/DIRO	0	1	1

Clock Pass-Through Mode

Clock pass-through mode allows a harmonic rich clock source to be sent to the serializer in a CTL format to reduce the overall harmonic content of the phone, and can reduce the need for EMI filters. The Master Clock Pass through mode performs a translation to the clock in the CTL link, and does not serialize this signal. The following describes how to enable this functionality for an image sensor (See Figure 6).

Deserializer Configuration (DIRI=0)

- 1. Connect CKREF(BGA pin A6) to GROUND
- 2. Connect master clock to STROBE (BGA pin B5)

Serializer Configuration (DIRI=1)

1. CKSI passes master clock to CKP output (BGA pin C1)

CKREF and STROBE Signals

Please note that there is a setup and hold time between STROBE and data that must be met as seen on the electrical characteristics section. The relationship between CKREF and STROBE can be synchronous or asynchronous depending on what is available in the system. It is suggested that if the signals are synchronous and in normal operation that CKREF is tied to STROBE as close to the chip as possible. If you are running an asynchronous or spread spectrum setup, please be aware this may result on cycle jitter on the CKP signal. They cycle jitter does not effect the output data and clock relationship, the display or end application should continue to work as normal.

PLL Note

Please note that the PLL ranges can overlap, power consumption can be reduced by selecting the operation in the lower end of the higher speed PLL range.

Application Diagrams

The following application diagrams illustrate the most typical applications for the FIN210 device. Specific configurations of the control pins may vary based on the needs of a given system. The following recommendations are valid for all of the applications shown.





Figure 5. 8-Bit YUV 1.3MPixel CMOS Imager (Example Shows BGA 42-Pin Package)

Deserializer Configuration:

- ~2 3ns output edge rates (S1=0, S0=1)
- ~50% CKP PW,(PWS1=PWS0=0)

Serializer Configuration:

18MHz to 48MHz Frequency Range (S1=0, S0=1) Normal Mode (PLL1=0, PLL0=1)





Serializer Configuration:

18MHz to 48MHz Frequency Range (S1=0, S0=1) CKREF is twice as fast STROBE (PLL1=1; PLL0=0) CKREF=26MHz & STROBE Frequency=10 MHz

Deserializer Configuration:

~7 – 8ns output edge rates (S1=1, S0=0) ~50% CKP PW,(PWS1=PWS0=0)

© 2009 Fairchild Semiconductor Corporation FIN210AC • Rev. 1.0.3

Additional Application Information

Flex Cabling: The serial I/O information is transmitted at a high serial rate. Care must be taken implementing this serial I/O flex cable. The following best practices should be used when developing the flex cabling or Flex PCB.

- Keep all four differential Serial Wires the same length.
- Do not allow noisy signals over or near differential serial wires. Example: No LVCMOS traces over differential serial wires.
- Use only one ground plane or wire over the differential serial wires. Do not run ground over top and bottom.
- Design goal of 100Ω differential characteristic impedance.
- Do not place test points on differential serial wires.
- Use differential serial wires a minimum of 2cm away from the antenna.
- For additional applications notes or flex guidelines see your sales representative or contact Fairchild directly.
- For samples and questions, please contact: <u>Interface@fairchildsemi.com</u>.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
V _{DD}	Supply Voltage		-0.5V	+4.6	V
	All Input/Output Voltage		-0.5	V _{DD} +0.5	V
	CTL Output Short-Circuit Duration		Continuous		
T _{STG}	Storage Temperature Range		-65	+150	°C
TJ	Maximum Junction Temperature		+150		°C
ΤL	Lead Temperature (Soldering, four see	conds)	+260		°C
	Human Rady Madel JECD22 A114	Serial I/O Pins to GND		12	
ESD	Human Body Model JESD22-A114	All Pins		8	
ESD	Charged Device Model, JESD22-C101			2	kV
	IEC61000-4-2			15	

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V _{DDA} , V _{DDS}	Supply Voltage	2.8	3.6	V
V _{DDP}	Supply Voltage	1.65	3.60	V
T _A	Operating Temperature	-30	+70	°C
V _{DDA-PP}	Supply Noise Voltage	100		mV _{PP}

DC Electrical Characteristics

Values are provided for over-supply voltage and operating temperature ranges, unless otherwise specified.

Symbol	Parameter		Test Conditions	Min.	Typ. ⁽³⁾	Max.	Unit
LVCMOS I/	0						
VIH	Input High Voltage			0.65xV _{DDP}		V _{DDP}	
VIL	Input Low Voltage			GND		$0.35 x V_{DDP}$	V
			I _{OH} =-2.0mA, S1=0,S0=1				
V _{OH}	Output High Voltage		I _{OH} =-0.4mA, S1=1,S0=0	0.75xV _{DDP}		V _{DDP}	V
			I _{OH} =-1.0mA, S1=1,S0=1				
			I _{OL} =2.0mA, S1=0,S0=1				
V _{OL}	Output Low Voltage		I _{OL} =0.4mA, S1=1,S0=0	0		$0.25 \text{xV}_{\text{DDP}}$	V
			I _{OL} =1.0mA, S1=1,S0=1				
I _{IN}	Input Current		V _{IN} = 0V to 3.6V	-5.0		5.0	μA
DIFFERENT	FIAL I/O						
		\/1_0\/	CTL_ADJ=0		-4.1		
I _{ODH}	Output HIGH Source Current	V _{OS} =1.0V	CTL_ADJ=1		-5.3		mA
	Output LOW Old Compati	N/ 4 0V/	CTL_ADJ=0		2.1		
IODL	Output LOW Sink Current	V _{OS} =1.0V	CTL_ADJ=1		3.1		mA
V _{GO}	Input Voltage Ground Offset ⁽⁴⁾				0		V
D		ion Decistor	V _{ID} =50mV, V _{IC} =925mV	00	100	100	~
KTRM	R _{TRM} CKS Internal Receiver Termina		DIRI=0	80	100	120	Ω
	DS Internal Receiver Termination	n Resistor	V _{ID} =50mV, V _{IC} =925mV	80	100	120	Ω
		01110000	DIRI=0		100	120	32

Notes:

 Typical values are given for V_{DD}=2.775V and T_A=25°C. Positive current values refer to the current flowing into the device and negative values refer to the current flowing out of pins. Voltages are referenced to GROUND unless otherwise specified (except ΔV_{OD} and V_{OD}).

4. V_{GO} is the difference in device ground levels between the CTL driver and the CTL receiver.

Power Supply Currents

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit		
I _{DD_PD}	V _{DD} Power-Down Supply Current	S1=S0=0, All Inputs at GND or		0.1		μA		
			S1=L	20MHz		9.5		mA
			S0=H	48MHz		15.5		mA
	Dynamic Serializer Power Supply	f _{CKREF} =f _{STRB} , PLL1=0,PLL0=1; CTL_ADJ=0; C _L =0pF; CKSI+/CKSI- Not Connected	S1=H	5MHz		7.5		mA
DD_SER1	Current		S0=L	14MHz		12.5		mA
			S1=H	8MHz		7.5		mA
			S0=H	28MHz		14.0		mA
			S1=L	20MHz		7.5		mA
			S0=H	48MHz		10.0		mA
	Dynamic Deserializer Power Supply	f _{CKREF} =f _{STRB} , PWS1=0, PWS0=1;	S1=H	5MHz		6.0		mA
DD_DES1	Current	CTL_ADJ=0; CL=0pF;	S0=L	14MHz		7.0		mA
		CKSI+/CKSI- Not Connected	S1=H	8MHz		6.5		mA
			S0=H	28MHz		8.0		mA

© 2009 Fairchild Semiconductor Corporation FIN210AC • Rev. 1.0.3

µSerDes™ FIN210AC —
10-Bit Serializer / Deserializer Sup
/ Deserializer S
upporting Cam
neras and Smal
l Displays up t
o 48MHz

Pin Capacitance Tables

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
CIN, CIO, CIO-DIFF	Capacitance of Input Only Signals; Parallel Port Pins DP[1:10]; Differential I/O	DIRI=1, S1=0, S0=0, V _{DD} =2.5V		2		pF

AC Electrical Characteristics

Values are provided for over-supply voltage and operating temperature ranges, unless otherwise specified.

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Uni
Serializer In	put Operating Conditions				•	I	
			S1=0, S0=1	18		48	
f _{CKREF}	CKREF Clock Frequency	f _{CKREF} =f _{STRB}	S1=1, S0=0	5		15	MH
(5MHz - ≤ 48MHz);			S1=1, S0=1	10		30	
			PLL1=0, PLL0=0			94.7	
£	Strobe Frequency Relative to	£	PLL1=0, PLL0=1			100	% o
f _{STRB}	CKREF Frequency	f _{ckref} ≠ f _{strb}	PLL1=1, PLL0=0			50	f _{CKRI}
			PLL1=1, PLL0=1			33 ¹ / ₃	
t _{CPWH}	CKREF DC	T=1/f _{CKREF}		0.2	0.5	0.8	Т
t _{CPWL}	CKREF DC	T=1/f _{CKREF}		0.2	0.5	0.8	Т
t _{CLKT}	LVCMOS Input Transition Time ⁽⁵⁾	10-90%				20	ns
t _{SPWH/L}	STROBE Pulse Width HIGH/LOW	T=1/f _{CKREF}		T x ⁴ / ₁₂		T x ⁸ / ₁₂	ns
t _{stc}	DP _(n) Setup to STROBE (DIRI=1, f=5MHz)	Setup Time t _{ST}		2.5			ns
t _{HTC}	DP _(n) Hold to STROBE (DIRI=1, f=5MHz)	Hold Time STROBE	Data tHTC	2.0			ns
Serializer A	C Electrical Characteristics						
t _{TCCD}	Transmitter Clock Input to Clock Output Delay ⁽⁶⁾	STROBE		19a+1.5		21a+6.5	ns
Phase Lock	Loop (PLL) AC Electrical Characteri	stics		1		1D	
t _{TPLLS0}	Serializer PLL Stabilization Time	CKREF Toggling and S	table	200		600	μs
t _{TPLLD0}	PLL Disable Time Loss of Clock					30.0	μs
t _{TPLLD1}	PLL Power-Down Time					20.0	ns

AC Electrical Characteristics (Continued)

Values are provided for over-supply voltage and operating temperature ranges, unless otherwise specified.

Symbol	Parameter	Test Conditions			Min.	Тур.	Max.	Unit
Deserializ	er AC Electrical Characteristics							
	Data Valid —>		PWS1	PWS0				
	СКР	f _{STRB} =f _{CKREF}	0	0	6a-3		6a+3]
t _{RCOL}	DP[1:10] Data	f _{STRB} =f _{CKREF}	0	1	6a-3		6a+3	ns
		f _{STRB} =.5x f _{CKREF}	1	0	12a-3		12a+3]
	t _{RCOP}	f _{STRB} =.5x f _{CKREF}	1	1	16a-3		16a+3	1
t _{PDV}	CKP 50% 75% 50% troot troot to the second se	Data Valid to CKP HIGH (Rising Edge STROBE), CL=5pF		ing Edge	8a-3		8a+3	ns
	Output Diss/Foll Time Date		S1=0	0,S0=1		3		
t _{RFD}	Output Rise/Fall Time Data (20% to 80%)	C _L =8pF	S1=	1,S0=0		8		ns
			S1=	1,S0=1		5		
			S1=0	0,S0=1		2		
t _{RFC}	Output Rise/Fall Time CKP (20% to 80%)	C _L =8pF	S1=	1,S0=0		7		ns
			S1=	1,S0=1		4]

Notes:


5. Parameter is characterized, but not production tested.

6. The average bit time "a" is a function of the serializer CKREF frequency; a=(1/f)/12.

Logic Timing Controls

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{PHL_DIR} , t _{PLH_DIR}	Propagation Delay DIRI to /DIRO	DIRI L->H or H->L			17	ns
t _{PLZ} , t _{PHZ}	Propagation Delay DIRI to DP			25	ns	
toisdes	Deserializer Disable Time: S0 or S1 LOW to DPTri-State	e; DIRI=0,			25	ns
t _{DISSER}	Serializer Disable Time: S0 or S1 LOW to CKP HIGH	DIRI=1; S1(0) and S0(1)=H->L			25	ns

Tape and Reel Specifications




Package	A₀ ±0.1	B₀ ±0.1	D ±0.5	D₁ Min.	E ±0.1	F ±0.1	K₀ ±0.1	P₁ Typ.	P₀ Typ.	P ₂ ±0.5	Т Тур.	T _C ±0/05	W ±0.3	W _с Тур.
5 x 5	5.35	5.35	1.55	1.50	1.75	5.50	1.40	8.00	4.00	2.00	0.30	0.07	12.00	9.30
6 x 6	5.35	5.35	1.55	1.50	1.75	5.50	1.40	8.00	4.00	2.00	0.30	0.07	12.00	9.30


Notes:

A₀, B₀, and K₀ dimensions are determined with respect to the EIA/JEDEC RS-481 rotational and lateral movement requirements (see sketches A, B, and C).

MLP Shipping Reel Dimensions



FIN210AC • Rev. 1.0.3



Ø For Fairchild's definition of Eco Status, please visit: <u>http://www.fairchildsemi.com/company/green/rohs_green.html</u>.

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

32-Terminal Molded Leadless Package (MLP),

Quad, JEDEC MO-220, 5mm Square


© 2009 Fairchild Semiconductor Corporation FIN210AC • Rev. 1.0.3

-30 to 70°C

FIN210ACMLX

Tape & Reel


Green



 $\ensuremath{\textcircled{O}}$ 2009 Fairchild Semiconductor Corporation FIN210AC • Rev. 1.0.3

µSerDes™ FIN210AC —

10-Bit Serializer / Deserializer Supporting Cameras and Small Displays up to 48MHz



DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN, NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and provide any warranty coverage or other assistance for parts buyfit from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Datasheet Identification Product Status		Definition					
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.					
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.					
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.					
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.					

Rev. 145

© 2009 Fairchild Semiconductor Corporation FIN210AC • Rev. 1.0.3 www.fairchildsemi.com

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

Downloaded from Arrow.com.