

2G bits DDR2 Mobile RAM™ PoP (12mm × 12mm, 168-ball FBGA)

EDB2432BCPE


Specifications

- · Density: 2G bits
- Organization
- 8M words x 32 bits x 8 banks
- Data rate: 800Mbps (max.)
- Package: 168-ball FBGA
- Package size: 12.0mm x 12.0mm
- Ball pitch: 0.5mm
- Lead-free (RoHS compliant) and Halogen-free
- Power supply
- VDD1 = 1.70V to 1.95V
- VDD2, VDDQ = 1.14V to 1.30V
- Interface: HSUL_12
- · Operating case temperature range
- $TC = -30^{\circ}C$ to $+85^{\circ}C$

Features

- JEDEC LPDDR2-S4B compliance
- · DLL is not implemented
- · Low power consumption
- Mobile RAM functions
- Partial Array Self-Refresh (PASR)
- Auto Temperature Compensated Self-Refresh (ATCSR) by built-in temperature sensor
- Deep power-down mode
- Per Bank Refresh
- This FBGA is suitable for Package on Package (PoP)

Block Diagram




Document No. E1881E20 (Ver. 2.0) Date Published March 2012 (K) Japan Printed in Japan

URL: http://www.elpida.com

Ordering Information

Part number	Organization (words x bits)	Clock frequency	Data rate	Read latency	Package
EDB2432BCPE-8D-F	64M × 32	400MHz	800Mbps	6	168-ball FBGA

Part Number



ELPIDA

CONTENTS

Spe	cificatio	ons	1
Blo	ck Diagr	onsram	1
Fea	itures		1
Orc	ering In	formation	2
Par	t Numbe	er	2
Pin	Configu	urations	4
Pin	Descrip	otions	5
Pin	Capacit	tance	6
Pac	kage Di	rawing	7
Мо	de Regis	ster Specification	8
1.	Electric	cal Conditions	9
	1.1	Absolute Maximum Ratings	9
	1.2	Recommended DC Operating Conditions	
2.	Electric	cal Specifications	
	2.1	DC Characteristics 1	10
	2.2	DC Characteristics 2	
	2.3	AC Characteristics	



Pin Configurations

/xxx indicate active low signal.

168-ball FBGA

_	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
Α	O NC	O NC	O NC	O NC	O NC	O NC	O NC	O NC	O NC	ONC	O VDD1	O VSS	O DQ30	O DQ29	O VSS	O DQ26	O DQ25	VSS	/DQS3	O VDD1	O VSS	O NC	O
В	O NC	ONC	O VDD1	ONC	O VSS	ONC	O NC	O VSS	ONC	O VSS	O VDD2	O DQ31	VDDQ	O DQ28	O DQ27	VDDQ	O DQ24	DQS3	VDDQ	O DM3	O VDD2	O	O NC
С		O VDD2																				O DQ15	VSS
D	O NC	O NC																				VDDQ	
E	O NC	O NC																				O DQ12	O DQ13
F	O NC	VSS																				O DQ11	VSS
G	O NC	O NC																				VDDQ	O DQ10
н	O NC	O NC																				O DQ8	O DQ9
J	O NC	VSS																				O DQS1	VSS
K	O NC	\bigcirc NC																				VDDQ	/DQS1
L	NC	O NC																				VDD2	O DM1
М	NC	VSS																			\	(REFDC	VSS
N	NC	VDD1																				VDD1	OM0
Р		O /REFCA																				/DQS0	VSS
R	VSS	O VDD2																				VDDQ	DQS0
Т	CA9	CA8																				O DQ6	O DQ7
U	CA7	NC																				O DQ5	VSS
V	VSS	CA6																				VDDQ	DQ4
W	CA5	NC																				DQ2	DQ3
Y	/CK	○ CK																				O DQ1	VSS
AA	VSS	O VDD2																				VDDQ	O DQ0
АВ	O NC	O NC	O /CS	O NC	O VDD1	O CA1	VSS	O CA3	O CA4	O VDD2	O VSS	O DQ16	VDDQ	O DQ18	O DQ20	VDDQ	O DQ22	O DQS2	VDDQ	O DM2	O VDD2	O NC	O NC
AC	O NC	O NC	CKE	O NC	O VSS	CA0	CA2	O NC	VSS	O NC	O NC	VSS	\bigcirc	O DQ19	VSS	O DQ21	O DQ23	VSS	/DQS2	VDD1	VSS	O NC	O NC

(Top view)

ELPIDΛ

Pin Descriptions

Pin name	Function	
CK, /CK	Clock	
CKE	Clock enable	
/CS	Chip select	
	(Address co	onfigurations: Row:R0-R13,
CA0 to CA9	DDR command/address inputs	Column:C0-C8,
		Bank:BA0-BA2)
DM0 to DM3	Input data mask	
DQ0 to DQ31	Data input/output	
DQS0 to DQS3, /DQS0 to /DQS3	Data strobe	
VDD1	Core power supply 1	
VDD2	Core power supply 2 and input receiver powe	r supply
VDDQ	I/O power supply	
VREFCA	Reference voltage for CA input receiver	
VREFDQ	Reference voltage for DQ input receiver	
VSS	Ground	
ZQ	Reference pin for output drive strength calibra	ation
NC ^{*1}	No connection	

Note: 1. Not internally connected.



Pin Capacitance

Parameter	Symbol	Pins	min.	max.	Unit	Note
Input capacitance	CI1	CK, /CK	1.5	3.0	pF	1, 2
	CI2	All other DDR2 Mobile RAM input only pins	1.5	3.5	pF	1, 2
Data input/output capacitance	CI/O	DQ, DM, DQS, /DQS	2.0	4.0	pF	1, 2, 3
	CZQ	ZQ	1.5	3.5	pF	1, 2, 3

Notes: 1. This parameter is not subject to production test. It is verified by design and characterization.


- 2. These parameters are measured on f = 100MHz, VOUT = VDDQ/2, TA = +25°C.
- 3. DOUT circuits are disabled.



Package Drawing

168-ball FBGA

Solder ball: Lead free



ECA-TS2-0458-01



Mode Register Specification

The following table shows the specifications of mode register values (MR5, 6, 7, 8) for the manufacturer ID and the device descriptions such as DRAM type, density, I/O and die revision.

MR#	MA <7:0>	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0				
5	05h	0	0	0	0	0	0	1	1				
	0311		Manufacturer ID : ELPIDA										
6	06h	0	0	0	0	0	0	1	0				
	OOII		Die Revision C										
7	07h	0	0	0	0	0	0	0	0				
	0711		RFU : Default value										
8	08h	0	0	0	1	0	1	0	0				
	0011	I/O :	×32		Density of	Type : S4							

Note: 1. The register values specify monolithic die information in a package.

Therefore, please refer to the block diagram for understanding whole memory configuration of the product containing multiple dice in a package.

ELPIDA

1. Electrical Conditions

- All voltages are referenced to VSS (GND)
- Execute power-up and Initialization sequence before proper device operation is achieved.
- Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the DDR2 Mobile RAM Device must be powered down and then restarted through the specialized initialization sequence before normal operation can continue.

1.1 Absolute Maximum Ratings

Table 1 Absolute Maximum Ratings

Parameter	Symbol	min.	max.	Unit	Note
VDD1 supply voltage relative to VSS	VDD1	-0.4	2.3	V	2
VDD2 supply voltage relative to VSS	VDD2	-0.4	1.6	V	2
VDDQ supply voltage relative to VSSQ	VDDQ	-0.4	1.6	V	2, 3
Voltage on any ball relative to VSS	VIN, VOUT	-0.4	1.6	V	
Storage Temperature	TSTG	-55	125	°C	

- Notes: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

 This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
 - 2. See Power-Ramp section "Power-up, initialization and Power-Off" in the individual DDR2 Mobile RAM data sheet for relationship between power supplies.
 - 3. VREF \leq 0.6 x VDDQ; however, VREF may be \geq VDDQ provided that VREF \leq 300mV.
 - 4. Storage Temperature is the case surface temperature on the center/top side of the DDR2 Mobile RAM Device. For the measurement conditions, please refer to JESD51-2 standard.

Caution

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

1.2 Recommended DC Operating Conditions

Table 2 Recommended DC Operating Conditions(TC = -30°C to +85°C)

Parameter	Symbol	min.	typ.	max.	Unit
Core Power1	VDD1	1.70	1.80	1.95	V
Core Power2, Input Buffer Power	VDD2	1.14	1.20	1.30	V
I/O Buffer Power	VDDQ	1.14	1.20	1.30	V

Data Sheet E1881E20 (Ver. 2.0) **ELPIDA**

2. Electrical Specifications

2.1 DC Characteristics 1

(TC = -30° C to $+85^{\circ}$ C, VDD1 = 1.70V to 1.95V, VDD2, VDDQ = 1.14V to 1.30V)

Table 3 IDD Specification Parameters and Operating Conditions

Symbol	Power	800	Unit	Parameter/Condition	
	Supply	max.			
IDD0_1	VDD1	7.0	mA	Operating one bank active-pecharge current:	
IDD0_2	VDD2	38	mA	tCK = tCK(avg)min; tRC = tRCmin; CKE is HIGH; //CS is HIGH between valid commands;	
IDD0_IN	VDDQ	1.0	mA	CA bus inputs are SWITCHING; Data bus inputs are STABLE	
IDD2P_1	VDD1	0.3	mA	Idle power-down standby current:	
IDD2P_2	VDD2	0.8	mA	tCK = tCK(avg)min; CKE is LOW; /CS is HIGH; All banks idle; CA bus inputs are SWITCHING;	
IDD2P_IN	VDDQ	0.1	mA	Data bus inputs are STABLE	
IDD2PS_1	VDD1	0.3	mA	Idle power-down standby current with clock stop:	
IDD2PS_2	VDD2	0.8	mA	CK = LOW, /CK = HIGH; CKE is LOW; /CS is HIGH; All banks idle; CA bus inputs are STABLE;	
IDD2PS_IN	VDDQ	0.1	mA	Data bus inputs are STABLE	
IDD2N_1	VDD1	0.6	mA	Idle non power-down standby current:	
IDD2N_2	VDD2	12	mA	tCK = tCK(avg)min; CKE is HIGH; /CS is HIGH; All banks idle; CA bus inputs are SWITCHING;	
IDD2N_IN	VDDQ	1.0	mA	Data bus inputs are STABLE	
IDD2NS_1	VDD1	0.6	mA	Idle non power-down standby current with clock stop:	
IDD2NS_2	VDD2	7.0	mA	CK = LOW, /CK = HIGH; CKE is HIGH; /CS is HIGH; All banks idle; CA bus inputs are STABLE;	
IDD2NS_IN	VDDQ	1.0	mA	Data bus inputs are STABLE	
IDD3P_1	VDD1	0.7	mA	Active power-down standby current:	
IDD3P_2	VDD2	4.0	mA	tCK = tCK(avg)min; CKE is LOW; /CS is HIGH; One bank active; CA bus inputs are SWITCHING;	
IDD3P_IN	VDDQ	0.1	mA	Data bus inputs are STABLE	
IDD3PS_1	VDD1	0.7	mA	Active power-down standby current with clock stop:	
IDD3PS_2	VDD2	4.0	mA	CK = LOW, /CK = HIGH; CKE is LOW; /CS is HIGH; One bank active; CA bus inputs are STABLE;	
IDD3PS_IN	VDDQ	0.1	mA	Data bus inputs are STABLE	
IDD3N_1	VDD1	1.5	mA	Active non power-down standby current:	
IDD3N_2	VDD2	15	mA	tCK = tCK(avg)min; CKE is HIGH; /CS is HIGH; One bank active; CA bus inputs are SWITCHING;	
IDD3N_IN	VDDQ	1.0	mA	Data bus inputs are STABLE	
IDD3NS_1	VDD1	1.5	mA	Active non power-down standby current with clock stop:	
IDD3NS_2	VDD2	10	mA	CK = LOW, /CK = HIGH; CKE is HIGH; /CS is HIGH; One bank active; CA bus inputs are STABLE;	
IDD3NS_IN	VDDQ	1.0	mA	Data bus inputs are STABLE	
IDD4R_1	VDD1	2.0	mA	Operating burst read current: tCK = tCK(avg)min; /CS is HIGH between valid commands;	
IDD4R_2	VDD2	125	mA	One bank active; BL = 4; RL = RLmin; CA bus inputs are SWITCHING; 50% data change each burst transfer;	

Data Sheet E1881E20 (Ver. 2.0) **ELPID** 10

Table 3 IDD Specification Parameters and Operating Conditions (cont'd)

Symbol	Power	800	Unit	Parameter/Condition
	Supply	max.		
IDD4W_1	VDD1	2.0	mA	Operating burst write current:
IDD4W_2	VDD2	140	mA	tCK = tCK(avg)min; /CS is HIGH between valid commands; One bank active; BL = 4; WL = WLmin;
IDD4W_IN	VDDQ	1.0	mA	CA bus inputs are SWITCHING; 50% data change each burst transfer;
IDD5_1	VDD1	23	mA	All Bank Auto Refresh Burst current:
IDD5_2	VDD2	80	mA	tCK = tCK(avg)min; CKE is HIGH between valid commands; tRC = tRFCabmin; Burst refresh;
IDD5_IN	VDDQ	1.0	mA	CA bus inputs are SWITCHING; Data bus inputs are STABLE;
IDD5AB_1	VDD1	2.0	mA	All Bank Auto Refresh Average current:
IDD5AB_2	VDD2	12	mA	tCK = tCK(avg)min; CKE is HIGH between valid commands; tRC = tREFI; CA bus inputs are SWITCHING;
IDD5AB_IN	VDDQ	1.0	mA	Data bus inputs are STABLE;
IDD5PB_1	VDD1	2.0	mA	Per Bank Auto Refresh Average current:
IDD5PB_2	VDD2	12	mA	tCK = tCK(avg)min; CKE is HIGH between valid commands; tRC = tREFI/8;
IDD5PB_IN	VDDQ	1.0	mA	CA bus inputs are SWITCHING; Data bus inputs are STABLE;
IDD8_1	VDD1	10	μΑ	Deep Power-Down current:
IDD8_2	VDD2	10	μΑ	CK = LOW, /CK = HIGH; CKE is LOW; CA bus inputs are STABLE;
IDD8_IN	VDDQ	10	μΑ	Data bus inputs are STABLE;

Notes: 1. IDD values published are the maximum of the distribution of the arithmetic mean.

^{2.} IDD current specifications are tested after the device is properly initialized.

Table 4 IDD6 Full and Partial Array Self-Refresh Current

Parameter		Symbol	Value	Unit	Condition
Self-Refresh Current		IDD6_1	210	μА	CK = LOW, /CK = HIGH;
+45°C	Full Array	IDD6_2	600	μА	CKE is LOW; CA bus inputs are STABLE;
		IDD6_IN	10	μА	Data bus inputs are STABLE;
		IDD6_1	130	μА	
	1/2 Array	IDD6_2	390	μА	
		IDD6_IN	10	μА	
		IDD6_1	100	μА	
	1/4 Array	IDD6_2	270	μА	
		IDD6_IN	10	μА	
	1/8 Array	IDD6_1	85	μА	
		IDD6_2	210	μА	
		IDD6_IN	10	μА	
Self-Refresh Current	Full Array	IDD6_1	550	μА	
+85°C		IDD6_2	1700	μА	
		IDD6_IN	100	μА	
		IDD6_1	400	μА	
	1/2 Array	IDD6_2	1200	μА	
		IDD6_IN	100	μА	
		IDD6_1	350	μА	
	1/4 Array	IDD6_2	900	μА	
		IDD6_IN	100	μА	1
		IDD6_1	320	μА	1
	1/8 Array	IDD6_2	750	μА	1
		IDD6_IN	100	μА	<u> </u>

Note: 1. IDD6 85°C is the maximum and IDD6 45°C is typical of the distribution of the arithmetic mean.

2.2 DC Characteristics 2

(TC = -30° C to $+85^{\circ}$ C, VDD1 = 1.70V to 1.95V, VDD2, VDDQ = 1.14V to 1.30V)

Table 5 Electrical Characteristics and Operating Conditions

Symbol	min.	max.	Unit	Parameter/Condition	
IL	-2	+2		Input leakage current: For CA, CKE, /CS, CK, /CK Any input 0V \le VIN \le VDD2 (All other pins not under test = 0V)	2
IVREF	-1	+1	μА	VREF supply leakage current: VREFDQ = VDDQ/2 or VREFCA = VDD2/2 (All other pins not under test = 0V)	1

Notes: 1. The minimum limit requirement is for testing purposes. The leakage current on VREFCA and VREFDQ pins should be minimal.

2. Although DM is for input only, the DM leakage shall match the DQ and DQS, /DQS output leakage specification.

Data Sheet E1881E20 (Ver. 2.0)

12

2.3 AC Characteristics

 $(TC = -30^{\circ}C \text{ to } +85^{\circ}C, VDD1 = 1.70V \text{ to } 1.95V, VDD2, VDDQ = 1.14V \text{ to } 1.30V)$

Table 6 AC Characteristics Table*6

Parameter	Symbol	min. max.	min. tCK ^{*9}	800	Unit
Max. Frequency*4			_	400	MHz
Clock Timing					
Average Clock Period	tCK(avg)	min.	_	2.5	ns
		max.	_	100	ns
Average high pulse width	tCH(avg)	min.	_	0.45	tCK(avg)
		max.	_	0.55	
Average law pulse width	(0) ()	min.	_	0.45	tCK(avg)
Average low pulse width	tCL(avg)	max.	_	0.55	
Absolute Clock Period	tCK(abs)	min	_	tCK(avg)(min.) + tJIT(per)(min.)	ps
Absolute clock HIGH pulse width (with allowed jitter)	tCH(abs),	min	_	0.43	1014
	allowed	max.	_	0.57	tCK(avg)
Absolute clock LOW pulse width (with allowed jitter)	tCL(abs),	min	_	0.43	tCK(avg)
	allowed	max.	_	0.57	
Clask Daviad Litter (with allowed litter)	tJIT(per),	min.	_	-100	20
Clock Period Jitter (with allowed jitter)	allowed	max.	_	100	ps
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	tJIT(cc), allowed	max.	_	200	ps
Duty cycle Jitter (with allowed jitter)	tJIT(duty), allowed	min.	_	min((tCH(abs),min - tCH(avg),min), (tCL(abs),min - tCL(avg),min)) x tCK(avg)	- ps
		max.	_	max((tCH(abs),max - tCH(avg),max), (tCL(abs),max - tCL(avg),max)) x tCK(avg)	
Cumulative error across 2 cycles	tERR(2per), allowed	min.	_	-147	- ps
		max.	_	147	
Cumulative error across 3 cycles	tERR(3per), allowed	min.	_	-175	ps
Cumulative error across 5 cycles		max.	_	175	
Cumulative error across 4 cycles	tERR(4per), allowed	min.	_	-194	ps ps
Cumulative entit across 4 cycles		max.	_	194	
Cumulative error across 5 cycles	tERR(5per), allowed	min.	_	-209	ps
		max.	_	209	
Cumulative error across 6 cycles	tERR(6per), allowed	min.	_	-222	ps
		max.	_	222	
Cumulative error across 7 cycles	tERR(7per), allowed	min.	_	-232	ps
		max.	_	232	

Table 6 AC Characteristics Table*6 (cont'd)

Parameter	Symbol	min. max.	min. tCK ^{*9}	800	Unit
Cumulative error across 8 cycles	tERR(8per), allowed	min.	_	-241	- ps
		max.	_	241	Po
Cumulative error across 9 cycles	tERR(9per), allowed	min.	_	-249	ps
		max.	_	249	P0
Cumulative error across 10 cycles	tERR(10per), allowed	min.	_	-257	ps
		max.	_	257	-
Cumulative error across 11 cycles	tERR(11per),	min.	_	-263	_ ps
,	allowed	max.	_	263	
Cumulative error across 12 cycles	tERR(12per),	min.	_	-269	_ ps
,	allowed	max.	_	269	
Cumulative error across n = 13, 14 49, 50 cycles	tERR(nper), allowed	min.	_	tERR(nper),allowed,min. = (1 + 0.68ln(n)) × tJIT(per),allowed,min.	ps
		max.	_	tERR(nper),allowed,max. = (1 + 0.68ln(n)) x tJIT(per),allowed,max.	
Read Parameters					<u>'</u>
DQS output access time from CK, /CK	tDQSCK	min.	_	2500	ps
Dago output access time from CN, /CN		max.	_	5500	
DQSCK Delta Short*15	tDQSCKDS	max.	_	450	ps
DQSCK Delta Medium*16	tDQSCKDM	max.	_	900	ps
DQSCK Delta Long*17	tDQSCKDL	max.	_	1200	ps
DQS - DQ skew	tDQSQ	max.	_	240	ps
Data hold skew factor	tQHS	max.	_	280	ps
DQS Output High Pulse Width	tQSH	min.	_	tCH(abs) - 0.05	tCK(avg)
DQS Output Low Pulse Width	tQSL	min.	_	tCL(abs) - 0.05	tCK(avg)
Data Half Period	tQHP	min.	_	min(tQSH, tQSL)	tCK(avg)
DQ / DQS output hold time from DQS	tQH	min.	_	tQHP - tQHS	ps
Read preamble*12,*13	tRPRE	min.	_	0.9	tCK(avg)
Read postamble*12,*14	tRPST	min.	_	tCL(abs) - 0.05	tCK(avg)
DQS low-Z from clock*12	tLZ(DQS)	min.	_	tDQSCK(min.) - 300	ps
DQ low-Z from clock*12	tLZ(DQ)	min.	_	tDQSCK(min.) - (1.4 x tQHS(max.))	ps
DQS high-Z from clock*12	tHZ(DQS)	max.	_	tDQSCK(max.) - 100	ps
DQ high-Z from clock*12	tHZ(DQ)	max.	_	tDQSCK(max.) + (1.4 × tDQSQ(max.))	ps
·		_	_	·	

Table 6 AC Characteristics Table*6 (cont'd)

Parameter	Symbol	min. max.	min. tCK ^{*9}	800	Unit	
Write Parameters*11						
DQ and DM input hold time (VREF based)	tDH	min.	_	270	ps	
DQ and DM input setup time (VREF based)	tDS	min.	_	270	ps	
DQ and DM input pulse width	tDIPW	min.	_	0.35	tCK(avg)	
Write command to 1st DQS latching transition	tDQSS	min.	_	0.75	tCK(avg)	
		max.	_	1.25		
DQS input high-level width	tDQSH	min.	_	0.4	tCK(avg)	
DQS input low-level width	tDQSL	min.	_	0.4	tCK(avg)	
DQS falling edge to CK setup time	tDSS	min.	_	0.2	tCK(avg)	
DQS falling edge hold time from CK	tDSH	min.	_	0.2	tCK(avg)	
Write postamble	tWPST	min.	_	0.4	tCK(avg)	
Write preamble	tWPRE	min.	_	0.35	tCK(avg)	
CKE Input Parameters						
CKE min. pulse width (high and low pulse width)	tCKE	min.	3	3	tCK(avg)	
CKE input setup time	tISCKE*2	min.	_	0.25	tCK(avg)	
CKE input hold time	tIHCKE*3	min.	_	0.25	tCK(avg)	
Command Address Input Parameters*11						
Address and control input setup time	tIS*1	min.	_	290	ps	
Address and control input hold time	tIH ^{*1}	min.	_	290	ps	
Address and control input pulse width	tIPW	min.	_	0.40	tCK(avg)	
Boot Parameters (10 MHz – 55 MHz)*5,*7,*8						
Clock Cycle Time	tCKb	max.	_	100	ns	
olock Cycle Time		min.	_	18		
CKE Input Setup Time	tISCKEb	min.	_	2.5	ns	
CKE Input Hold Time	tIHCKEb	min.	_	2.5	ns	
Address & Control Input Setup Time	tISb	min.	_	1150	ps	
Address & Control Input Hold Time	tlHb	min.	_	1150	ps	
DQS Output Data Access Time from CK, /CK	tDQSCKb	min.	_	2.0	ns	
		max.	_	10.0	113	
Data Strobe Edge to Ouput Data Edge tDQSQb - 1.2	tDQSQb	max.		1.2	ns	
Data Hold Skew Factor	tQHSb	max.	_	1.2	ns	
Mode Register Parameters						
Mode Register Write command period	tMRW	min.	5	5	tCK(avg)	
Mode Register Read command period	tMRR	min.	2	2	tCK(avg)	

Table 6 AC Characteristics Table*6 (cont'd)

Read Latency RL min. 3 6 tCK(avg)	Parameter	Symbol	min. max.	min. tCK ^{*9}	800	Unit		
With Latency WL min. 1 3 1CK(avg) NCK(avg) NCK(av	DDR2 Mobile RAM Core Parameters*9							
ACTIVE to ACTIVE command period RC min.	Read Latency	RL	min.	3	6	tCK(avg)		
ACTIVE to ACTIVE command period tRC min. — (with all-bank Precharge) tRAS + 1RPpb (with per-bank Precharge) tRAS + 1RPpb (with per-bank Precharge) tRAS + 1RPpb (with per-bank Precharge) transport to the per-bank Precharge) (with per-bank Precharge) transport transp	Write Latency	WL	min.	1	3	tCK(avg)		
Clow pulse width during Self-Refresh Content of the content o	ACTIVE to ACTIVE command period	tRC	min.	_	(with all-bank Precharge) tRAS + tRPpb	ns		
Exit power down to next valid command delay tzP min. 2 7.5 ns CAS to CAS delay tCCD min 2 2 2 tCK(avg) Internal Read to Precharge command delay tRTP min. 2 7.5 ns RAS to CAS Delay tRCD min. 3 18 ns RAS to CAS Delay tRCD min. 3 18 ns Row Precharge Time (single bank) tRPpb min. 3 18 ns Row Precharge Time (single bank) tRPpb min. 3 18 ns Row Precharge Time (all banks) tRPab min. 3 21 ns Row Active Time tRAS min. 3 42 ns Write Recovery Time tWR min. 3 15 ns Internal Write to Read Command Delay tWTR min. 2 7.5 ns Active bank A to Active bank B tRRD min. 2 10 ns Four Bank Activate Window tFAW min. 8 50 ns Minimum Deep Power Down Time tDPD min. — 500 µs DDR2 Mobile RAM Refresh Requirement Parameters Refresh Window tREFW max — 32 ms Required number of REFRESH commands R min. — 8192 Average time between REFRESH commands R REFID max — 3.9 µs Refresh Cycle time tRFCab min. — 60 ns Burst Refresh Cycle time tRFCab min. — 60 ns Burst Refresh Window tREFW min. — 130 ns Per Bank Refresh Cycle time tRFCab min. — 60 ns Burst Refresh Window tREFW min. — 60 ns Burst Refresh Window treme trees min. — 60 ns Burst Refresh Window tree trees min. — 60 ns Burst Refresh Window trees min. — 60 ns Burst Refresh Window trees min. — 60 ns Burst Refresh Window tree trees min. — 60 ns Burst Refresh Window trees min. — 60 ns Burst Refresh Window trees min. — 60 ns Burst Refresh Window tree min. — 60 ns Burst Refresh Window trees min. — 60 ns Burst Ref	CKE min. pulse width during Self-Refresh (low pulse width during Self-Refresh)	tCKESR	min.	3	15	ns		
CAS to CAS delay ICCD min 2 2 2 CK(avg)	Self-refresh exit to next valid command delay	tXSR	min.	2	tRFCab + 10	ns		
Internal Read to Precharge command delay IRTP min. 2 7.5 ns RAS to CAS Delay IRCD min. 3 18 ns Row Precharge Time (single bank) ItRPpb min. 3 18 ns Row Precharge Time (all banks) ItRPab min. 3 21 ns Row Precharge Time (all banks) ItRPab min. 3 42 ns Row Active Time ItARS min. 3 42 ns max. 70 μs Write Recovery Time ItWR min. 3 15 ns Internal Write to Read Command Delay ItWTR min. 2 7.5 ns Active bank A to Active bank B ItRRD min. 2 10 ns Four Bank Activate Window ItFAW min. 8 50 ns Minimum Deep Power Down Time ItDPD min. 500 μs DDR2 Mobile RAM Refresh Requirement Parameters Refersh Window ItREFW max. 32 ms Required number of REFRESH commands R min. 8192 Average time between REFRESH commands ItREFI max. 3.9 μs Refresh Cycle time ItRFCab min. 0.4875 μs Refresh Cycle time ItRFCab min. 60 ns Burst Refresh Window ItREFBW mi	Exit power down to next valid command delay	tXP	min.	2	7.5	ns		
RAS to CAS Delay tRCD min. 3 18 ns Row Precharge Time (single bank) tRPpb min. 3 18 ns Row Precharge Time (single bank) tRPpb min. 3 18 ns Row Precharge Time (all banks) tRPpb min. 3 21 ns Row Precharge Time (all banks) tRPpb min. 3 42 ns Row Active Time tRAS min. 3 42 ns Row Active Time tWR min. 3 15 ns Row Precharge Time (all banks) tRRD min. 3 15 ns Row Precharge Time to Read Command Delay tWTR min. 2 7.5 ns Row Active bank A to Active bank B tRRD min. 2 10 ns Row Precharge Time to Row Provided Window treat Window t	CAS to CAS delay	tCCD	min	2	2	tCK(avg)		
Row Precharge Time (single bank) tRPpb min. 3 18 ns Row Precharge Time (all banks) tRPpb min. 3 21 ns ms Row Precharge Time (all banks) tRPab min. 3 21 ns ms max.	Internal Read to Precharge command delay	tRTP	min.	2	7.5	ns		
Row Precharge Time (all banks) IRPab min. 3 21 ns	RAS to CAS Delay	tRCD	min.	3	18	ns		
Row Active Time RAS min. 3 42 ns max. 70 μs max. 70	Row Precharge Time (single bank)	tRPpb	min.	3	18	ns		
RAS	Row Precharge Time (all banks)	tRPab	min.	3	21	ns		
max. — 70	Pow Active Time	+D A C	min.	3	42	ns		
Internal Write to Read Command Delay tWTR min. 2 7.5 ns	Now Active Time	lixAS	max.	_	70	μS		
Active bank A to Active bank B tRRD min. 2 10 ns	Write Recovery Time	tWR	min.	3	15	ns		
Four Bank Activate Window tFAW min. 8 50 ns	Internal Write to Read Command Delay	tWTR	min.	2	7.5	ns		
Minimum Deep Power Down Time tDPD min. — 500 μs	Active bank A to Active bank B	tRRD	min.	2	10	ns		
DDR2 Mobile RAM Refresh Requirement Parameters	Four Bank Activate Window	tFAW	min.	8	50	ns		
Refresh Window REFRESH commands R min.	Minimum Deep Power Down Time	tDPD	min.	_	500	μS		
Required number of REFRESH commands R min. — 8192 Average time between REFRESH commands (for reference only) tREFI max. — 3.9 μs tREFIpb max. — 0.4875 μs Refresh Cycle time tRFCab min. — 130 ns Per Bank Refresh Cycle time tRFCpb min. — 60 ns Burst Refresh Window = 4 × 8 × tRFCab tREFBW min. — 4.16 μs ZQ Calibration Parameters*9 Initialization Calibration Time tZQINIT min. — 1 μs Long Calibration Time tZQCL min. 6 360 ns Short Calibration Time tZQCS min. 6 90 ns	DDR2 Mobile RAM Refresh Requirement Parameter	ers	•			-		
Average time between REFRESH commands (for reference only) tREFI max. — 3.9 μs tRefresh Cycle time tRFCab min. — 130 ns Per Bank Refresh Cycle time tRFCab min. — 60 ns Burst Refresh Window = 4 x 8 x tRFCab tREFBW min. — 4.16 μs ZQ Calibration Parameters*9 Initialization Calibration Time tZQINIT min. — 1 μs Long Calibration Time tZQCL min. 6 360 ns Short Calibration Time tZQCS min. 6 90 ns	Refresh Window	tREFW	max.	_	32	ms		
Average time between REFRESH commands (for reference only) tREFIpb max.	Required number of REFRESH commands	R	min.	_	8192			
Refresh Cycle time tRFCab min. — 130 ns Per Bank Refresh Cycle time tRFCpb min. — 60 ns Burst Refresh Window = 4 × 8 × tRFCab tRFCab min. — 4.16 μs ZQ Calibration Parameters*9 Initialization Calibration Time tZQINIT min. — 1 μs Long Calibration Time tZQCL min. 6 360 ns Short Calibration Time tZQCS min. 6 90 ns	Average time between REFRESH commands	tREFI	max.	_	3.9	μS		
Per Bank Refresh Cycle time tRFCpb min. — 60 ns Burst Refresh Window = 4 x 8 x tRFCab tREFBW min. — 4.16 μs ZQ Calibration Parameters*9 Initialization Calibration Time tZQINIT min. — 1 μs Long Calibration Time tZQCL min. 6 360 ns Short Calibration Time tZQCS min. 6 90 ns	(for reference only)	tREFIpb	max.	_	0.4875	μS		
Burst Refresh Window = 4 × 8 × tRFCab tREFBW min. — 4.16 μs ZQ Calibration Parameters*9 Initialization Calibration Time tZQINIT min. — 1 μs Long Calibration Time tZQCL min. 6 360 ns Short Calibration Time tZQCS min. 6 90 ns	Refresh Cycle time	tRFCab	min.	_	130	ns		
= 4 × 8 × tRFCab	Per Bank Refresh Cycle time	tRFCpb	min.	_	60	ns		
Initialization Calibration Time tZQINIT min. — 1 μs Long Calibration Time tZQCL min. 6 360 ns Short Calibration Time tZQCS min. 6 90 ns	Burst Refresh Window = 4 x 8 x tRFCab	tREFBW	min.	_	4.16	μs		
Long Calibration Time tZQCL min. 6 360 ns Short Calibration Time tZQCS min. 6 90 ns	ZQ Calibration Parameters ^{*9}							
Short Calibration Time tZQCS min. 6 90 ns	Initialization Calibration Time	tZQINIT	min.		1	μs		
	Long Calibration Time	tZQCL	min.	6	360	ns		
Calibration Reset Time t7ORESET min 3 50 ns	Short Calibration Time	tZQCS	min.	6	90	ns		
	Calibration Reset Time	tZQRESET	min.	3	50	ns		

- Notes: 1. Input set-up/hold time for signal(CA0 CA9, /CS).
 - $2. \quad \text{CKE input setup time is measured from CKE reaching high/low voltage level to CK, /CK crossing.} \\$
 - 3. CKE input hold time is measured from CK, /CK crossing to CKE reaching high/low voltage level.
 - 4. Frequency values are for reference only. Clock cycle time (tCK) shall be used to determine device capabilities.
 - 5. To guarantee device operation before the DDR2 Mobile RAM Device is configured a number of AC boot timing parameters are defined in the Table 6 on page 13. Boot parameter symbols have the letter b appended, e.g. tCK during boot is tCKb.
 - 6. Frequency values are for reference only. Clock cycle time (tCK or tCKb) shall be used to determine device capabilities.
 - The DDR2 Mobile RAM will set some Mode register default values upon receiving a RESET (MRW) command as specified in "Mode Register Definition" in the individual DDR2 Mobile RAM data sheet.
 - 8. The output skew parameters are measured with Ron default settings into the reference load.
 - 9. These parameters should be satisfied with both specification, analog (ns) value and min. tCK.
 - 10. All AC timings assume an input slew rate of 1V/ns.
 - 11. Read, Write, and Input Setup and Hold values are referenced to VREF.
 - 12. For low-to-high and high-to-low transitions the timing reference will be at the point when the signal crosses VTT. tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Figure 1 shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.




Figure 1 — tLZ and tHZ Method for Calculating Transition and Endpoints

The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS-/DQS.

- 13. Measured from the start driving of DQS /DQS to the start driving the first rising strobe edge.
- 14. Measured from the from start driving the last falling strobe edge to the stop driving DQS /DQS.
- 15. tDQSCKDS is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a contiguous sequence of bursts within a 160ns rolling window. tDQSCKDS is not tested and is guaranteed by design. Temperature drift in the system is < 10°C/s. Values do not include clock iitter.</p>
- 16. tDQSCKDM is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a 1.6μs rolling window. tDQSCKDM is not tested and is guaranteed by design. Temperature drift in the system is < 10°C/s. Values do not include clock jitter.</p>
- 17. tDQSCKDL is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a 32ms rolling window. tDQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is < 10°C/s. Values do not include clock jitter.

ELPIDA

Data Sheet E1881E20 (Ver. 2.0)

2.3.1 HSUL_12 Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure 2 — HSUL_12 Driver Output Reference Load for Timing and Slew Rate

Note: 1. All output timing parameter values (like tDQSCK, tDQSQ, tQHS, tHZ, tRPRE etc) are reported with respect to this reference load. This reference load is also used to report slew rate.

Data Sheet E1881E20 (Ver. 2.0)

18

NOTES FOR CMOS DEVICES

(1) PRECAUTION AGAINST ESD FOR MOS DEVICES

Exposing the MOS devices to a strong electric field can cause destruction of the gate oxide and ultimately degrade the MOS devices operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it, when once it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. MOS devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. MOS devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor MOS devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS DEVICES

No connection for CMOS devices input pins can be a cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. The unused pins must be handled in accordance with the related specifications.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Power-on does not necessarily define initial status of MOS devices. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the MOS devices with reset function have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. MOS devices are not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for MOS devices having reset function.

CME0107

Mobile RAM is a trademark of Elpida Memory, Inc.

The information in this document is subject to change without notice. Before using this document, confirm that this is the latest version.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Elpida Memory, Inc.

Elpida Memory, Inc. does not assume any liability for infringement of any intellectual property rights (including but not limited to patents, copyrights, and circuit layout licenses) of Elpida Memory, Inc. or third parties by or arising from the use of the products or information listed in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Elpida Memory, Inc. or others.

Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of the customer's equipment shall be done under the full responsibility of the customer. Elpida Memory, Inc. assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

[Product applications]

Be aware that this product is for use in typical electronic equipment for general-purpose applications. Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, this product is not intended for use in the product in aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment, medical equipment for life support, or other such application in which especially high quality and reliability is demanded or where its failure or malfunction may directly threaten human life or cause risk of bodily injury. Customers are instructed to contact Elpida Memory's sales office before using this product for such applications.

[Product usage]

Design your application so that the product is used within the ranges and conditions guaranteed by Elpida Memory, Inc., including the maximum ratings, operating supply voltage range, heat radiation characteristics, installation conditions and other related characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when the product is used beyond the guaranteed ranges and conditions. Even within the guaranteed ranges and conditions, consider normally foreseeable failure are or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. products does not cause bodily injury, fire or other consequential damage due to the operation of the Elpida Memory, Inc. product.

[Usage environment]

Usage in environments with special characteristics as listed below was not considered in the design. Accordingly, our company assumes no responsibility for loss of a customer or a third party when used in environments with the special characteristics listed below.

Example

- 1) Usage in liquids, including water, oils, chemicals and organic solvents.
- 2) Usage in exposure to direct sunlight or the outdoors, or in dusty places.
- 3) Usage involving exposure to significant amounts of corrosive gas, including sea air, CL₂, H₂S, NH₃, SO₂, and NO_x.
- 4) Usage in environments with static electricity, or strong electromagnetic waves or radiation.
- 5) Usage in places where dew forms.
- 6) Usage in environments with mechanical vibration, impact, or stress.
- 7) Usage near heating elements, igniters, or flammable items.

If you export the products or technology described in this document that are controlled by the Foreign Exchange and Foreign Trade Law of Japan, you must follow the necessary procedures in accordance with the relevant laws and regulations of Japan. Also, if you export products/technology controlled by U.S. export control regulations, or another country's export control laws or regulations, you must follow the necessary procedures in accordance with such laws or regulations.

If these products/technology are sold, leased, or transferred to a third party, or a third party is granted license to use these products, that third party must be made aware that they are responsible for compliance with the relevant laws and regulations.

M01E1007