3.3V / 5V ECL Differential Receiver/Driver With Reduced Output Swing

Description

The MC100EP16F is a differential receiver/driver. The device is functionally equivalent to the EP16 device with higher performance capabilities. With reduced output swings, rise/fall transition times are significantly faster than on the EP16. The EP16F is ideally suited for interfacing with high frequency sources.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single–ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 μF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.

Features

- 100 ps Typical Rise and Fall Time
- Max Frequency >4 GHz Typical
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range: $V_{CC} = 3.0 \text{ V}$ to 5.5 V with $V_{EE} = 0 \text{ V}$
- NECL Mode Operating Range: $V_{CC} = 0V$ with $V_{EE} = -3.0$ V to -5.5 V
- Open Input Default State
- Safety Clamp on Inputs
- Pb-Free Packages are Available



http://onsemi.com

MARKING DIAGRAMS*

8 8 8 8 8

KEP60

ALYW

8 8 8 8 8

KP60

ALYW=



D SUFFIX CASE 751



TSSOP-8 DT SUFFIX CASE 948R





DFN8 MN SUFFIX CASE 506AA

А	= Assembly Location
L	= Wafer Lot
Y	= Year
W	= Work Week
М	= Date Code
•	= Pb-Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.




Table 1. PIN DESCRIPTION

PIN	FUNCTION
D*, <u>D</u> **	ECL Data Inputs
Q, <u>Q</u>	ECL Data Outputs
V _{BB}	Reference Voltage Output
V _{CC}	Positive Supply
V _{EE}	Negative Supply
NC	No Connect
EP	(DFN8 only) Thermal exposed pad must be connected to a suf- ficient thermal conduit. Electric- ally connect to the most negative supply (GND) or leave uncon- nected, floating open.

* Pins will default LOW when left open.

** Pins will default to $V_{CC}/2$ when left open.

Character	Value					
Internal Input Pulldown Resistor		75 kΩ				
Internal Input Pullup Resistor		37.5	ōkΩ			
ESD Protection	> 4 kV > 200 V > 2 kV					
Moisture Sensitivity, Indefinite Time	Pb Pkg	Pb-Free Pkg				
	SOIC-8 TSSOP-8 DFN8	Level 1 Level 1 Level 1	Level 1 Level 3 Level 1			
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in				
Transistor Count		139				
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test						

Table 2. ATTRIBUTES

Figure 1. 8-Lead Pinout (Top View) and Logic Diagram

1. For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		6	V
V_{EE}	NECL Mode Power Supply	$V_{CC} = 0 V$		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V _{EE} = 0 V V _{CC} = 0 V	$\begin{array}{c} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array}$	6 -6	V V
l _{out}	Output Current	Continuous Surge		50 100	mA mA
I _{BB}	V _{BB} Sink/Source			± 0.5	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	8 SOIC 8 SOIC	190 130	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	8 SOIC	41 to $44 \pm 5\%$	°C/W
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	8 TSSOP 8 TSSOP	185 140	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	8 TSSOP	41 to $44 \pm 5\%$	°C/W
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	DFN8 DFN8	129 84	°C/W °C/W
T _{sol}	Wave Solder Pb Pb-Free	<2 to 3 sec @ 248°C <2 to 3 sec @ 260°C		265 265	°C
θJC	Thermal Resistance (Junction-to-Case)	(Note 2)	DFN8	35 to 40	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.2. JEDEC standard multilayer board – 2S2P (2 signal, 2 power)

				–40°C			25°C			85°C		
Symbol	Characteristic		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		23	28	40	25	33	45	26	33	45	mA
V _{OH}	Output HIGH Voltage (Note 4)		2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V _{OL}	Output LOW Voltage (Note 4)		1525	1690	1775	1525	1690	1775	1525	1690	1775	mV
VIH	Input HIGH Voltage (Single-Ended)		2075		2420	2075		2420	2075		2420	mV
V _{IL}	Input LOW Voltage (Single-Ended) (Note 5)		1355		1675	1355		1675	1355		1675	mV
V_{BB}	Output Voltage Reference		1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 6)		2.0		3.3	2.0		3.3	2.0		3.3	V
I _{IH}	Input HIGH Current				150			150			150	μA
IIL	Input LOW Current	$\frac{D}{D}$	0.5 -150			0.5 -150			0.5 -150			μA

Table 4. DC CHARACTERISTICS, PECL V_{CC} = 3.3 V, V_{EE} = 0 V (Note 3)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

3. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.3 V to -2.2 V.

4. All loading with 50 Ω to V_{CC} – 2.0 V.

5. Not recommended for Single-Ended operation when using an EP16F to drive another EP16F. V_{OL} has reduced output swing and may not meet the V_{IL} specification over temperature.

6. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

				–40°C		25°C			85°C			
Symbol	Characteristic		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		23	28	40	25	35	45	26	33	45	mA
V _{OH}	Output HIGH Voltage (Note 8)		3855	3980	4105	3855	3980	4105	3855	3980	4105	mV
V _{OL}	Output LOW Voltage (Note 8)		3225	3390	3475	3225	3390	3475	3225	3390	3475	mV
V _{IH}	Input HIGH Voltage (Single-Ended)		3775		4120	3775		4120	3775		4120	mV
V _{IL}	Input LOW Voltage (Single-Ended) (Note 9)		3055		3375	3055		3375	3055		3375	mV
V_{BB}	Output Voltage Reference		3475	3575	3675	3475	3575	3675	3475	3575	3675	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 10)		2.0		5.0	2.0		5.0	2.0		5.0	V
I _{IH}	Input HIGH Current				150			150			150	μA
IIL		D D	0.5 -150			0.5 -150			0.5 -150			μA

Table 5. DC CHARACTERISTICS, PECL V_{CC} = 5.0 V, V_{EE} = 0 V (Note 7)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

7. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +2.0 V to -0.5 V.

8. All loading with 50 Ω to V_{CC} – 2.0 V.

9. Not recommended for Single-Ended operation when using an EP16F to drive another EP16F. V_{OL} has reduced output swing and may not meet the V_{IL} specification over temperature.

10. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current	23	28	40	25	34	45	26	33	45	mA
V _{OH}	Output HIGH Voltage (Note 12)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V _{OL}	Output LOW Voltage (Note 12)	-1775	-1610	-1525	-1775	-1610	-1525	-1775	-1610	-1525	mV
V _{IH}	Input HIGH Voltage (Single-Ended)	-1225		-880	-1225		-880	-1225		-880	mV
V _{IL}	Input LOW Voltage (Single-Ended) (Note 13)	-1810		-1625	-1810		-1625	-1810		-1625	mV
V_{BB}	Output Voltage Reference	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 14)	V _{EE} +2.0		0.0	V _{EE}	+2.0	0.0	V _{EE}	+2.0	0.0	V
I _{IH}	Input HIGH Current			150			150			150	μA
I _{IL}	Input LOW Current D	0.5 -150			0.5 -150			0.5 -150			μΑ

Table 6. DC CHARACTERISTICS, NECL V_{CC} = 0 V; V_{EE} = -5.5 V to -3.0 V (Note 11)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

11. Input and output parameters vary 1:1 with V_{CC} .

12. All loading with 50 Ω to V_{CC} – 2.0 V.

13. Not recommended for Single-Ended operation when using an EP16F to drive another EP16F. V_{OL} has reduced output swing and may not meet the V_{IL} specification over temperature.

14. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

		−40°C				25°C			85°C			
Symbol	Characteristic		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{max}	Maximum Toggle Frequency (See Figure 2. F _{max} /JITTER)			> 4			> 4			> 4		GHz
t _{PLH} , t _{PHL}	Propagation Delay to Output Differential		170	210	250	180	220	260	200	250	300	ps
t _{SKEW}	Duty Cycle Skew			5.0	20		5.0	20		5.0	20	ps
^t JITTER	Cycle-to-Cycle Jitter (RMS) (See Figure 2. F _{max} /JITTER)			0.2	< 1		0.2	< 1		0.2	< 1	ps
V _{PP}	Input Voltage Swing (Differential Configuration)		150	800	1200	150	800	1200	150	800	1200	mV
t _r t _f	Output Rise/Fall Times (20% – 80%)	Q	70	85	110	80	100	120	90	110	130	ps

Table 7. AC CHARACTERISTICS $V_{CC} = 0 V$; $V_{EE} = -3.0 V$ to -5.5 V or $V_{CC} = 3.0 V$ to 5.5 V; $V_{EE} = 0 V$ (Note 15)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

15. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 Ω to V_{CC}-2.0 V.




Figure 3. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

ORDERING INFORMATION

Device	Package	Shipping [†]
MC100EP16FD	SOIC-8	98 Units / Rail
MC100EP16FDG	SOIC-8 (Pb-Free)	98 Units / Rail
MC100EP16FDR2	SOIC-8	2500 / Tape & Reel
MC100EP16FDR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
MC100EP16FDT	TSSOP-8	100 Units / Rail
MC100EP16FDTG	TSSOP-8 (Pb-Free)	100 Units / Rail
MC100EP16FDTR2	TSSOP-8	2500 / Tape & Reel
MC100EP16FDTR2G	TSSOP-8 (Pb-Free)	2500 / Tape & Reel
MC100EP16FMNR4	DFN8	1000 / Tape & Reel
MC100EP16FMNR4G	DFN8 (Pb-Free)	1000 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes


AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	_	ECLinPS [™] I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	-	AC Characteristics of ECL Devices

PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07 **ISSUE AH**



SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:


- NOTES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006) DEB SIDE


- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 71 07
- STANDARD IS 751-07.


	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.33 0.51		0.020
G	1.27	7 BSC	0.05	0 BSC
н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
к	0.40	1.27	0.016	0.050
м	0 °	8 °	0 °	8 °
Ν	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244


PACKAGE DIMENSIONS

TSSOP-8 DT SUFFIX PLASTIC TSSOP PACKAGE CASE 948R-02 **ISSUE A**









NOT	ES:											
1.	DIME	NSIONING	AND TO	LERANCI	NG PER A	ANSI						
		5M, 1982.										
		ROLLING DIMENSION: MILLIMETER.										
3.		IENSION A DOES NOT INCLUDE MOLD FLASH. OTRUSIONS OR GATE BURRS. MOLD FLASH										
		ATE BURF										
) PER SID				,						
4.		NSION B		T INCLUE	DE INTERI	EAD						
	FLAS	H OR PRO	TRUSIO	N. INTERL	EAD FLA	SH OR						
		RUSION S	SHALL NO	OT EXCEE	ED 0.25 (0	.010)						
_	PER S											
5.		INAL NUM		RE SHOW	IN FOR							
6		RENCE O			DETEDMI							
0.		TUM PLA				NLD						
						I						
			IETERS		HES							
	DIM	MIN	MAX	MIN	MAX							
	A	2.90	3.10	0.114	0.122							
	B	2.90	3.10	0.114	0.122							
	C	0.80	1.10	0.031	0.043							
	D	0.05	0.15	0.002	0.006							
	F	0.40	0.70	0.016	0.028							
	G		BSC	0.026								
	K	0.25	0.40	0.010	0.016							

0.193 BSC

0


4.90 BSC

6

L М 0

PACKAGE DIMENSIONS

DFN8 CASE 506AA-01 ISSUE D



NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION & APPLIES TO PLATED

 DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.

 COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS	
DIM	MIN	MAX
Α	0.80	1.00
A1	0.00	0.05
A3	0.20 REF	
b	0.20	0.30
D	2.00 BSC	
D2	1.10	1.30
Е	2.00 BSC	
E2	0.70	0.90
е	0.50 BSC	
к	0.20	
L	0.25	0.35

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use patent solut. Cwas negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative