## MC75172B，MC75174B

## Quad EIA－485 Line Drivers with Three－State Outputs

The ON Semiconductor MC75172B／174B Quad Line drivers are differential high speed drivers designed to comply with the EIA－485 Standard．Features include three－state outputs，thermal shutdown，and output current limiting in both directions．These devices also comply with EIA－422－A，and CCITT Recommendations V． 11 and X． 27.

The MC75172B／174B are optimized for balanced multipoint bus transmission at rates in excess of 10 MBPS．The outputs feature wide common mode voltage range，making them suitable for party line applications in noisy environments．The current limit and thermal shutdown features protect the devices from line fault conditions． These devices offer optimum performance when used with the MC75173 and MC75175 line receivers．

Both devices are available in 16－pin plastic PDIP and 20－pin wide body surface mount packages．

## Features

－Meets EIA－485 Standard for Party Line Operation
－Meets EIA－422－A and CCITT Recommendations V． 11 and X． 27
－Operating Ambient Temperature：$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
－High Impedance Outputs
－Common Mode Output Voltage Range：-7.0 to 12 V
－Positive and Negative Current Limiting
－Transmission Rates in Excess of 10 MBPS
－Thermal Shutdown at $150^{\circ} \mathrm{C}$ Junction Temperature，$\left( \pm 20^{\circ} \mathrm{C}\right)$
－Single 5．0 V Supply
－Pin Compatible with TI SN75172／4 and NS $\mu$ A96172／4
－Interchangeable with MC3487 and AM26LS31 for EIA－422－A Applications
－ $\mathrm{Pb}-$ Free Packages are Available＊

## MAXIMUM RATING

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | $-0.5,+7.0$ | Vdc |
| Input Voltage（Data，Enable） | $\mathrm{V}_{\text {in }}$ | ＋7．0 | Vdc |
| Input Current（Data，Enable） | $\mathrm{l}_{\text {in }}$ | －24 | mA |
| Applied Output Voltage，when in 3－State Condition（ $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ ） | $\mathrm{V}_{\text {za }}$ | $-10,+14$ | Vdc |
| Applied Output Voltage，when $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{zb}}$ | $\pm 14$ | Vdc |
| Output Current | 10 | Self－Limiting | － |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | $-65,+150$ | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device．Maximum Ratings are stress ratings only．Functional operation above the Recommended Operating Conditions is not implied．Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability．
1．Devices should not be operated at these limits．The＂Recommended Operating Conditions＂table provides for actual device operation．

[^0]
## ON Semiconductor ${ }^{\circledR}$

http：／／onsemi．com

## QUAD EIA－485 LINE DRIVERS

SOIC－20 WB
DW SUFFIX
CASE 751D


PDIP－16
P SUFFIX
CASE 648


## MARKING DIAGRAMS

20日月月日日月明

MC17517xBDW AWLYYWWG

1日昭昭


```
x = 2 or 4
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
G = Pb-Free Package
```


## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet．

RECOMMENDED OPERATING CONDITIONS

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | +4.75 | +5.0 | +5.25 | Vdc |
| Input Voltage (All Inputs) | $\mathrm{V}_{\text {in }}$ | 0 | - | $\mathrm{V}_{\mathrm{CC}}$ | Vdc |
| Output Voltage in 3-State Condition, or when $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{cm}}$ | -7.0 | - | +12 | Vdc |
| Output Current (Normal data transmission) | 10 | -65 | - | +65 | mA |
| Operating Ambient Temperature (see text) $\begin{aligned} & \text { EIA-485 } \\ & \text { EIA-422 } \end{aligned}$ | TA | $\begin{gathered} -40 \\ 0 \end{gathered}$ | - | +85 | ${ }^{\circ} \mathrm{C}$ |

2. All limits are not necessarily functional concurrently.

ELECTRICAL CHARACTERISTICS $\left(-40^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 85^{\circ} \mathrm{C}, 4.75 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant 5.25 \mathrm{~V}\right.$, unless otherwise noted.)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ```Output Voltage Single-Ended Voltage lo \(=0\) High @ \(\mathrm{l}_{\mathrm{O}}=-33 \mathrm{~mA}\) Low @ \(\mathrm{l}_{\mathrm{O}}=+33 \mathrm{~mA}\) Differential Voltage Open Circuit ( \((\mathrm{l}=0\) ) \(R_{L}=54 \Omega\) (Figure 1)``` | $V_{0}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OL}}$ <br> $\left\|V_{O D 1}\right\|$ <br> $\left\|V_{\mathrm{OD} 2}\right\|$ | $\begin{gathered} 0 \\ - \\ - \\ 1.5 \\ 1.5 \end{gathered}$ | $\begin{aligned} & - \\ & 4.0 \\ & 1.6 \\ & 3.4 \\ & 2.3 \end{aligned}$ | $\begin{gathered} 6.0 \\ - \\ - \\ 6.0 \\ 5.0 \end{gathered}$ | Vdc |
| Change in Differential* ${ }^{*}, \mathrm{R}_{\mathrm{L}}=54 \Omega$ (Figure 1) <br> Differential Voltage, $\mathrm{R}_{\mathrm{L}}=100 \Omega$ (Figure 1) <br> Change in Differential ${ }^{*}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ (Figure 1) <br> Differential Voltage, $-7.0 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{cm}} \leqslant 12 \mathrm{~V}$ (Figure 2) <br> Change in Differential ${ }^{*},-7.0 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{cm}} \leqslant 12 \mathrm{~V}$ (Figure 2) <br> Offset Voltage, $R_{L}=54 \Omega$ (Figure 1) <br> Change in Offset ${ }^{*}, R_{L}=54 \Omega$ (Figure 1) | $\left\|\Delta V_{\mathrm{OD} 2}\right\|$ $\left\|\mathrm{V}_{\text {OD2A }}\right\|$ $\left\|\Delta V_{\text {OD2 }}\right\|$ $\left\|\mathrm{V}_{\mathrm{OD} 3}\right\|$ $\left\|\Delta \mathrm{V}_{\text {OD3 }}\right\|$ $V_{0 S}$ $\left\|\Delta \mathrm{V}_{\text {OS }}\right\|$ | - - 1.5 - - | $\begin{aligned} & 5.0 \\ & 2.2 \\ & 5.0 \\ & - \\ & 5.0 \\ & 2.9 \\ & 5.0 \end{aligned}$ | $\begin{gathered} 200 \\ - \\ 200 \\ 5.0 \\ 200 \\ - \\ 200 \end{gathered}$ | mVdc <br> Vdc <br> mVdc <br> Vdc <br> mVdc <br> Vdc <br> mVdc |
| Output Current (Each Output) <br> Power Off Leakage, $\mathrm{V}_{\mathrm{CC}}=0,-7.0 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{O}} \leqslant 12 \mathrm{~V}$ <br> Leakage in 3 -State Mode, $-7.0 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{O}} \leqslant 12 \mathrm{~V}$ | $\begin{gathered} \mathrm{I}_{\mathrm{O}(\text { off })} \\ \mathrm{I}_{\mathrm{OZ}} \end{gathered}$ | $\begin{aligned} & -50 \\ & -50 \end{aligned}$ | 0 | $\begin{aligned} & +50 \\ & +50 \end{aligned}$ | $\mu \mathrm{A}$ |
| Short Circuit Current to Ground <br> Short Circuit Current, $-7.0 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{O}} \leqslant 12 \mathrm{~V}$ | $\begin{aligned} & \hline \mathrm{l}_{\mathrm{OSR}} \\ & \mathrm{I} \mathrm{OS} \end{aligned}$ | $\begin{aligned} & \hline-150 \\ & -250 \end{aligned}$ | - | $\begin{aligned} & +150 \\ & +250 \end{aligned}$ | mA |
| Inputs <br> Low Level Voltage (Pins 4 \& 12, MC75174B only) <br> Low Level Voltage (All Other Pins) <br> High Level Voltage (All Inputs) | $\begin{aligned} & V_{I L(A)} \\ & V_{I L(B)} \\ & V_{I H} \end{aligned}$ | $\begin{gathered} 0 \\ 0 \\ 0.0 \end{gathered}$ | - | $\begin{gathered} 0.7 \\ 0.8 \\ \mathrm{~V}_{\mathrm{CC}} \end{gathered}$ | Vdc |
| Current @ $\mathrm{V}_{\text {in }}=2.7 \mathrm{~V}$ (All Inputs) <br> Current @ $\mathrm{V}_{\text {in }}=0.5 \mathrm{~V}$ (All Inputs) | $\begin{aligned} & \mathrm{I}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{IL}} \end{aligned}$ | $-\overline{-100}$ | $\begin{gathered} 0.2 \\ -15 \end{gathered}$ | 20 | $\mu \mathrm{A}$ |
| Clamp Voltage (All Inputs, $\mathrm{l}_{\text {in }}=-18 \mathrm{~mA}$ ) | $\mathrm{V}_{\mathrm{IK}}$ | -1.5 | - | - | Vdc |
| Thermal Shutdown Junction Temperature | $\mathrm{T}_{\mathrm{jts}}$ | - | +150 | - | ${ }^{\circ} \mathrm{C}$ |
| Power Supply Current (Outputs Open, $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ ) Outputs Enable Outputs Disabled | $\mathrm{I}_{\mathrm{CC}}$ | - | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ | $\begin{aligned} & 70 \\ & 40 \end{aligned}$ | mA |

3. ${ }^{*} \mathrm{~V}_{\text {in }}$ switched from 0.8 to 2.0 V . Typical values determined at $25^{\circ} \mathrm{C}$ ambient and 5.0 V supply.

TIMING CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\right)$

| Characteristics | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay - Input to Single-ended Output (Figure 3) Output Low-to-High <br> Output High-to-Low | $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | - | $\begin{aligned} & 23 \\ & 18 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | ns |
| Propagation Delay - Input to Differential Output (Figure 4) Input Low-to-High Input High-to-Low | $\begin{aligned} & \operatorname{tpLH}^{(\mathrm{D})} \\ & \mathrm{t}_{\mathrm{PHL}(\mathrm{D})} \end{aligned}$ | - | 15 17 | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | ns |
| Differential Output Transition Time (Figure 4) | $\mathrm{t}_{\mathrm{dr}}$, $\mathrm{tdf}^{\text {d }}$ | - | 19 | 25 | ns |
| Skew Timing \| tpLHD - tphLD ${ }^{\prime}$ for Each Driver Max - Min tpLHD Within a Package Max - Min tpHLD Within a Package | $\begin{aligned} & \text { tSK1 } \\ & \text { tsK2 }^{\text {ts }} \\ & \text { tSK3 } \end{aligned}$ | $\begin{aligned} & - \\ & \text { - } \end{aligned}$ | 0.2 1.5 1.5 | - | ns |
| Enable Timing <br> Single-ended Outputs (Figure 5) <br> Enable to Active High Output <br> Enable to Active Low Output <br> Active High to Disable (using Enable) <br> Active Low to Disable (using Enable) <br> Enable to Active High Output (MC75172B only) <br> Enable to Active Low Output (MC75172B only) <br> Active High to Disable (using Enable, MC75172B only) <br> Active Low to Disable (using Enable, MC75172B only) |  | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 48 \\ & 20 \\ & 35 \\ & 30 \\ & 58 \\ & 28 \\ & 38 \\ & 36 \end{aligned}$ | $\begin{aligned} & 60 \\ & 30 \\ & 45 \\ & 50 \\ & 70 \\ & 35 \\ & 50 \\ & 50 \end{aligned}$ | ns |
| Differential Outputs (Figure 6) <br> Enable to Active Output <br> Enable to Active Output (MC75172B only) <br> Enable to 3-State Output <br> Enable to 3-State Output (MC75172B only) | $\begin{aligned} & \text { tPZD(E) } \\ & \left.t_{\text {PRD(E) }}\right) \\ & t_{\text {PDZ(E) }} \\ & t_{\text {PDZ }} \end{aligned}$ | - | 47 56 32 40 | - | ns |

## PIN CONNECTIONS




Figure 1. $V_{D D}$ Measurement


Figure 2. Common Mode Test


Figure 3. Propagation Delay, Single-Ended Outputs


NOTES: 1.S.G. set to: $\mathrm{f} \leqslant 1.0 \mathrm{MHz}$; duty cycle $=50 \%$; $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}, \leqslant 5.0 \mathrm{~ns}$.
2. tSK1 $=\left.\right|_{\text {PLHD }}-$ tpHLD $\mid$ for each driver.

4. STK3 $^{\text {computed by subtracting the shortest t t PHLD }}$ from the longest tPHLD of the 4 drivers within a package.

Figure 4. Propagation Delay, Differential Outputs


Figure 5. Enable Timing, Single-Ended Outputs


NOTES: 1.S.G. set to: $\mathrm{f} \leqslant 1.0 \mathrm{MHz}$; duty cycle $=50 \%$; $\mathrm{t}_{\mathrm{f}}, \mathrm{t}_{\mathrm{f}}, \leqslant 5.0 \mathrm{~ns}$.
2. $V_{\text {in }}$ is inverted for Enable measurements.

Figure 6. Enable Timing, Differential Outputs


Figure 7. Single-Ended Output Voltage versus Output Sink Current


Figure 9. Single-Ended Output Voltage versus Output Source Current


Figure 11. Output Differential Voltage versus Load Current


Figure 8. Single-Ended Output Voltage versus Temperature


Figure 12. Output Differential Voltage versus Temperature


Figure 13. Output Leakage Current versus Output Voltage


Figure 14. Output Leakage Current versus Temperature


Figure 15. Input Current versus Input Voltage


Figure 16. Short Circuit Current versus Common Mode Voltage

## MC75172B, MC75174B

## APPLICATIONS INFORMATION

## Description

The MC75172B and MC75174B are differential line drivers designed to comply with EIA-485 Standard (April 1983) for use in balanced digital multipoint systems containing multiple drivers. The drivers also comply with EIA-422-A and CCITT Recommendations V. 11 and X.27. The drivers meet the EIA-485 requirement for protection from damage in the event that two or more drivers attempt to transmit data simultaneously on the same cable. Data rates in excess of 10 MBPS are possible, depending on the cable length and cable characteristics. A single power supply, $5.0 \mathrm{~V}, \pm 5 \%$, is required at a nominal current of 60 mA , plus load currents.

## Outputs

Each output (when active) will be a low or a high voltage, which depends on the input state and the load current (see Table 1, 2 and Figures 7 to 10). The graphs apply to each driver, regardless of how many other drivers within the package are supplying load current.

Table 1. MC75172B Truth Table

|  | Enables |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| Data Input | EN | EN | Y | Z |
| H | H | X | H | L |
| L | H | X | L | H |
| H | X | L | H | L |
| L | X | L | L | H |
| X | L | H | Z | Z |

Table 2. MC75174B Truth Table

|  |  | Outputs |  |
| :---: | :---: | :---: | :---: |
| Data Input | Enable | Y | Z |
| H | H | H | L |
| L | H | L | H |
| X | L | Z | Z |

$\mathrm{H}=$ Logic high, $\mathrm{L}=$ Logic low, $\mathrm{X}=$ Irrelevant, $\mathrm{Z}=$ High impedance
The two outputs of a driver are always complementary. A "high" output can only source current out, while a "low" output can only sink current (except for short circuit current - see Figure 16).

The outputs will be in the high impedance mode when:
a) the Enable inputs are set according to Table 1 or 2;
b) $\mathrm{V}_{\mathrm{CC}}$ is less than 1.5 V ;
c) the junction temperature exceeds the trip point of the thermal shutdown circuit (see below). When in this condition, the output's source and sink capability are shut off, and only leakage currents will flow (see Figures 13, 14). Disabled outputs may be taken to any voltage between -7.0 V and 12 V without damage.

The drivers are protected from short circuits by two methods:
a) Current limiting is provided at each output, in both the source and sink direction, for shorts to any voltage within the range of 12 V to -7.0 V , with respect to circuit ground (see Figure 16). The short circuit current will flow until the fault is removed, or until the thermal shutdown circuit activates (see below). The current limiting circuit has a negative temperature coefficient and requires no resetting upon removal of the fault condition.
b) A thermal shutdown circuit disables the outputs when the junction temperature reaches $150^{\circ} \mathrm{C}$, $\pm 20^{\circ} \mathrm{C}$. The thermal shutdown circuit has a hysteresis of $\approx 12^{\circ} \mathrm{C}$ to prevent oscillations. When this circuit activates, the output stage of each driver is put into the high impedance mode, thereby shutting off the output currents. The remainder of the internal circuitry remains biased. The outputs will become active once again as the IC cools down.

## Driver Inputs

The driver inputs determine the state of the outputs in accordance with Tables 1 and 2. The driver inputs have a nominal threshold of 1.2 V , and their voltage must be kept within the range of 0 V to $\mathrm{V}_{\mathrm{CC}}$ for proper operation. If the voltage is taken more than 0.5 V below ground, excessive currents will flow, and proper operation of the drivers will be affected. An open pin is equivalent to a logic high, but good design practices dictate that inputs should never be left open. The characteristics of the driver inputs are shown in Figure 15. This graph is not affected by the state of the Enable pins.

## Enable Logic

Each driver's outputs are active when the Enable inputs (Pins 4 and 12) are true according to Tables 1 and 2.

The Enable inputs have a nominal threshold of 1.2 V and their voltage must be kept within the range of 0 V to $\mathrm{V}_{\mathrm{CC}}$ for proper operation. If the voltage is taken more than 0.5 V below ground, excessive currents will flow, and proper operation of the drivers will be affected. An open pin is equivalent to a logic high, but good design practices dictate that inputs should never be left open. The Enable input characteristics are shown in Figure 15.

## Operating Temperature Range

The minimum ambient operating temperature is listed as $-40^{\circ} \mathrm{C}$ to meet EIA-485 specifications, and $0^{\circ} \mathrm{C}$ to meet EIA-422-A specifications. The higher $\mathrm{V}_{\mathrm{OD}}$ required by EIA-422-A is the reason for the narrower temperature range.

## MC75172B, MC75174B

The maximum ambient operating temperature (applicable to both EIA-485 and EIA-422-A) is listed as $85^{\circ} \mathrm{C}$. However, a lower ambient may be required depending on system use (i.e. specifically how many drivers within a package are used) and at what current levels they are operating. The maximum power which may be dissipated within the package is determined by:

$$
P D_{\max }=\frac{\mathrm{T}_{J \max ^{-T} A}}{\mathrm{R}_{\theta J A}}
$$

where: $\quad \mathrm{R}_{\theta \mathrm{JA}}=$ package thermal resistance (typical $70^{\circ} \mathrm{C} / \mathrm{W}$ for the DIP package, $85^{\circ} \mathrm{C} / \mathrm{W}$ for SOIC package);
$\mathrm{T}_{\mathrm{Jmax}}=\max$. operating junction
temperature, and
$\mathrm{T}_{\mathrm{A}}=$ ambient temperature.
Since the thermal shutdown feature has a trip point of $150^{\circ} \mathrm{C}, \pm 20^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{Jmax}}$ is selected to be $130^{\circ} \mathrm{C}$. The power dissipated within the package is calculated from:
PD
$\left.=\left\{\left[\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}\right) \bullet \mathrm{I}_{\mathrm{OH}}\right]+\mathrm{V}_{\mathrm{OL}} \bullet \mathrm{I}_{\mathrm{OL}}\right)\right\}$ each driver $+\left(\mathrm{V}_{\mathrm{CC}} \bullet \mathrm{I}_{\mathrm{CC}}\right)$
where: $\quad \mathrm{V}_{\mathrm{CC}}=$ the supply voltage;
$\mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}$ are measured or estimated from
Figures 7 to 10;
$\mathrm{I}_{\mathrm{CC}}=$ the quiescent power supply current (typical 60 mA ).

As indicated in the equation, the first term (in brackets) must be calculated and summed for each of the four drivers, while the last term is common to the entire package.

Example 1: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{OL}}=\mathrm{I}_{\mathrm{OH}}=55 \mathrm{~mA}$ for each driver, $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$, DIP package. How many drivers per package can be used?

Maximum allowable power dissipation is:

$$
\mathrm{PD}_{\max }=\frac{130^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}}{70^{\circ} \mathrm{C} / \mathrm{W}}=1.5 \mathrm{~W}
$$

Since the power supply current of 60 mA dissipates 300 mW , that leaves $1.2 \mathrm{~W}(1.5 \mathrm{~W}-0.3 \mathrm{~W})$ for the drivers. From Figures 7 and $9, \mathrm{~V}_{\mathrm{OL}} \approx 1.75 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{OH}} \approx 3.85 \mathrm{~V}$. The power dissipated in each driver is:

$$
\{(5.0-3.85) \bullet 0.055\}+(1.75 \bullet 0.055)=160 \mathrm{~mW}
$$

Since each driver dissipates 160 mW , the four drivers per package could be used in this application.

Example 2: $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{OL}}=27.8 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=20 \mathrm{~mA}$ for each driver, $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$, SOIC package. How many drivers per package can be used?

Maximum allowable power dissipation is:

$$
\mathrm{PD}_{\max }=\frac{130^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}}{85^{\circ} \mathrm{C} / \mathrm{W}}=0.53 \mathrm{~W}
$$

Since the power supply current of 60 mA dissipates 300 mW , that leaves $230 \mathrm{~mW}(530 \mathrm{~mW}-300 \mathrm{~mW})$ for the
drivers. From Figures 8 and 10 (adjusted for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ ), $\mathrm{V}_{\mathrm{OL}} \approx 1.38 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{OH}} \approx 4.27 \mathrm{~V}$. The power dissipated in each driver is:

$$
\{(5.0-4.27) \bullet 0.020\}+(1.38 \bullet 0.0278)=53 \mathrm{~mW}
$$

Since each driver dissipates 53 mW , the use of all four drivers in a package would be marginal. Options include reducing the load current, reducing the ambient temperature, and/or providing a heat sink.

## System Requirements

EIA-485 requires each driver to be capable of transmitting data differentially to at least 32 unit loads, plus an equivalent DC termination resistance of $60 \Omega$, over a common mode voltage of -7.0 to 12 V . A unit load (U.L.), as defined by EIA-485, is shown in Figure 17.


Reprinted from EIA-485, Electronic Industries Association, Washington,DC.

Figure 17. Unit Load Definition

A load current within the shaded regions represents an impedance of less than one U.L., while a load current of a magnitude outside the shaded area is greater than one U.L. A system's total load is the sum of the unit load equivalents of each receiver's input current, and each disabled driver's output leakage current. The $60 \Omega$ termination resistance mentioned above allows for two $120 \Omega$ terminating resistors.
Using the EIA-485 requirements (worst case limits), and the graphs of Figures 7 and 9, it can be determined that the maximum current an MC75172B or MC75174B driver will source or $\operatorname{sink}$ is $\approx 65 \mathrm{~mA}$.

## System Example

An example of a typical EIA-485 system is shown in Figure 18. In this example, it is assumed each receiver's input characteristics correspond to 1.0 U.L. as defined in Figure 17. Each "off" driver, with a maximum leakage of $\pm 50 \mu \mathrm{~A}$ over the common mode range, presents a load of $\approx 0.06$ U.L. The total load for the active driver is therefore 8.3 unit loads, plus the parallel combination of the two terminating resistors $(60 \Omega)$. It is up to the system software to control the driver Enable pins to ensure that only one driver is active at any time.

## Termination Resistors

Transmission line theory states that, in order to preserve the shape and integrity of a waveform traveling along a cable, the cable must be terminated in an impedance equal to its characteristic impedance. In a system such as that depicted in Figure 18, in which data can travel in both directions, both physical ends of the cable must be terminated. Stubs, leading to each receiver and driver, should be as short as possible.

Leaving off the terminations will generally result in reflections which can have amplitudes of several volts above $\mathrm{V}_{\mathrm{CC}}$ or below ground. These overshoots and undershoots can disrupt the driver and/or receiver operation, create false data, and in some cases damage components on the bus.


Figure 18. Typical EIA-485 System

## COMPARING SYSTEM REQUIREMENTS

| Characteristic | Symbol $\mid \quad$ EIA-485 | EIA-422-A | V.11 and X. 27 |
| :--- | :--- | :--- | :--- | :--- | GENERATOR (Driver)


| Output Impedance (Note 1) | $\mathrm{Z}_{\text {out }}$ | Not Specified | $<100 \Omega$ | $5010100 \Omega$ |
| :---: | :---: | :---: | :---: | :---: |
| Open Circuit Voltage Differential Single-Ended | $V_{\text {OCD }}$ <br> Vocs | $\begin{gathered} 1.5 \text { to } 6.0 \mathrm{~V} \\ <6.0 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \leqslant 6.0 \mathrm{~V} \\ & \leqslant 6.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \leqslant 6.0 \mathrm{~V}, \mathrm{w} / 3.9 \mathrm{k} \Omega, \text { Load } \\ & \leqslant 6.0 \mathrm{~V}, \mathrm{w} / 3.9 \mathrm{k} \Omega, \text { Load } \end{aligned}$ |
| Loaded Differential Voltage | $\mathrm{V}_{\text {OD }}$ | 1.5 to $5.0 \mathrm{~V}, \mathrm{w} / 54 \Omega$ load | $\begin{gathered} \geqslant 2.0 \mathrm{~V} \text { or } \geqslant 0.5 \mathrm{~V}_{\mathrm{OCD}}, \\ \mathrm{w} / 100 \Omega \text { load } \end{gathered}$ | $\begin{gathered} \geqslant 2.0 \mathrm{~V} \text { or } \geqslant 0.5 \mathrm{~V}_{\mathrm{OCD}}, \\ \mathrm{w} / 100 \Omega \text { load } \end{gathered}$ |
| Differential Voltage Balance | $\Delta \mathrm{V}_{\text {OD }}$ | $<200 \mathrm{mV}$ | $\leqslant 400 \mathrm{mV}$ | $<400 \mathrm{mV}$ |
| Output Common Mode Range | $\mathrm{V}_{\text {CM }}$ | -7.0 to +12 V | Not Specified | Not Specified |
| Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $-1.0<\mathrm{V}_{\text {OS }}<3.0 \mathrm{~V}$ | $\leqslant 3.0 \mathrm{~V}$ | $\leqslant 3.0 \mathrm{~V}$ |
| Offset Voltage Balance | $\Delta \mathrm{V}_{\text {OS }}$ | $<200 \mathrm{mV}$ | $\leqslant 400 \mathrm{mV}$ | $<400 \mathrm{mV}$ |
| Short Circuit Current | los | $\leqslant 250 \mathrm{~mA}$ for -7.0 to 12 V | $\leqslant 150 \mathrm{~mA}$ to ground | $\leqslant 150 \mathrm{~mA}$ to ground |
| Leakage Current ( $\mathrm{V}_{\mathrm{CC}}=0$ ) | lolk | Not Specified | $\begin{gathered} \leqslant 100 \mu \mathrm{~A} \text { to }-0.25 \mathrm{~V} \text { thru } \\ 6.0 \mathrm{~V} \end{gathered}$ | $\leqslant 100 \mu \mathrm{~A}$ to $\pm 0.25 \mathrm{~V}$ |
| Output Rise/Fall Time (Note 2) | $\mathrm{tr}_{\mathrm{r}} \mathrm{t}_{\mathrm{f}}$ | $\leqslant 0.3 \mathrm{~T}_{\mathrm{B}}, \underset{\text { load }}{\mathrm{w} / 54 \Omega / 1150 \mathrm{pF}}$ | $\begin{gathered} \leqslant 0.1 \mathrm{~T}_{\mathrm{B}} \text { or } \leqslant 20 \mathrm{~ns}, \mathrm{w} / 100 \\ \Omega \text { load } \end{gathered}$ | $\leqslant 0.1 \mathrm{~T}_{\mathrm{B}} \text { or } \leqslant 20 \mathrm{~ns}, \mathrm{w} / 100$ |

## RECEIVER

| Input Sensitivity | $\mathrm{V}_{\text {th }}$ | $\pm 200 \mathrm{mV}$ | $\pm 200 \mathrm{mV}$ | $\pm 300 \mathrm{mV}$ |
| :--- | :---: | :---: | :---: | :---: |
| Input Bias Voltage | $\mathrm{V}_{\text {bias }}$ | $\leqslant 3.0 \mathrm{~V}$ | $\leqslant 3.0 \mathrm{~V}$ | -7.0 V |
| Input Common Mode Range | $\mathrm{V}_{\mathrm{cm}}$ | -7.0 to 12 V | -7.0 to 7.0 V | $\geqslant 4.0 \mathrm{~V}$ |
| Dynamic Input Impedance | $\mathrm{R}_{\text {in }}$ | Spec number of U.L. | $\geqslant 4 \mathrm{k} \Omega$ |  |

NOTES: 1. Compliance with V. 11 and X. 27 (Blue book) output impedance requires external resistors in series with the outputs of the MC75172B and MC75174B.
2. $\mathrm{T}_{\mathrm{B}}=$ Bit time .

## Additional Information

Copies of the EIA Recommendations (EIA-485 and EIA-422-A) can be obtained from the Electronics Industries Association, Washington, D.C. (202-457-4966). Copies of the CCITT Recommendations (V. 11 and X.27) can be obtained from the United States Department of Commerce, Springfield, VA (703-487-4600).

## ORDERING INFORMATION

| Device | Operating Temperature Range | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: | :---: |
| MC75172BDW | $\mathrm{T}_{\mathrm{A}}=-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ | SOIC-20WB | 38 Units / Rail |
| MC75172BDWG |  | $\begin{aligned} & \text { SOIC-20WB } \\ & \text { (Pb-Free) } \end{aligned}$ |  |
| MC75172BDWR2 |  | SOIC-20WB | 1000 / Tape \& Reel |
| MC75172BDWR2G |  | $\begin{aligned} & \text { SOIC-20WB } \\ & \text { (Pb-Free) } \end{aligned}$ |  |
| MC75174BDW |  | SOIC-20WB | 38 Units / Rail |
| MC75174BDWG |  | $\begin{aligned} & \hline \text { SOIC-20WB } \\ & \text { (Pb-Free) } \end{aligned}$ |  |
| MC75174BDWR2 |  | SOIC-20WB | 1000 / Tape \& Reel |
| MC75174BDWR2G |  | SOIC-20WB (Pb-Free) |  |
| MC75174BP |  | PDIP-16 | 25 Units / Rail |
| MC75174BPG |  | $\begin{aligned} & \text { PDIP-16 } \\ & \text { (Pb-Free) } \end{aligned}$ |  |

[^1]

PDIP-16
CASE 648-08
ISSUE V


| STYLE 1: | STYLE 2: |  |  |
| ---: | ---: | ---: | :--- |
| PIN 1. | CATHODE | PIN 1. | COMMON DRAIN |
| 2. | CATHODE | 2. | COMMON DRAIN |
| 3. | CATHODE | 3. | COMMON DRAIN |
| 4. | CATHODE | 4. | COMMON DRAIN |
| 5. CATHODE | 5. | COMMON DRAIN |  |
| 6. | CATHODE | 6. | COMMON DRAIN |
| 7. | CATHODE | 7. | COMMON DRAIN |
| 8. | CATHODE | 8. | COMMON DRAIN |
| 9. | ANODE | 9. | GATE |
| 10. ANODE | 10. | SOURCE |  |
| 11. ANODE | 11. | GATE |  |
| 12. ANODE | 12. | SOURCE |  |
| 13. ANODE | 13. | GATE |  |
| 14. ANODE | 14. | SOURCE |  |
| 15. ANODE | 15. | GATE |  |
| 16. ANODE | 16. | SOURCE |  |



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCHES.
2. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
3. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE OR PROTRUSIONS. MOLD F
NOT TO EXCEED 0.10 INCH.
4. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.
5. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
6. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
7. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).

|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | ---- | 0.210 | --- | 5.33 |
| A1 | 0.015 | ---- | 0.38 | ---- |
| A2 | 0.115 | 0.195 | 2.92 | 4.95 |
| b | 0.014 | 0.022 | 0.35 |  |
| b2 | 0.060 TYP |  | 1.52 TYP |  |
| C | 0.008 | 0.014 | 0.20 | 0.36 |
| D | 0.735 | 0.775 | 18.67 | 19.69 |
| D1 | 0.005 | ---- | 0.13 | --- |
| E | 0.300 | 0.325 | 7.62 |  |
| E1 | 0.240 | 0.280 | 8.26 |  |
| e | 0.100 | BSC | 2.54 |  |
| eBSC | ---- | 0.430 | --- | 10.92 |
| L | 0.115 | 0.150 | 2.92 | 3.81 |
| M | ---- | $10^{\circ}$ | --- |  |

## GENERIC

 MARKING DIAGRAM*

XXXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
G $\quad=$ Pb-Free Package
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-\mathrm{Free}$ indicator, " G " or microdot " $\mathrm{\nabla}$ ", may or may not be present.

| DOCUMENT NUMBER: | 98ASB42431B | Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| :---: | :---: | :---: |
| DESCRIPTION: | PDIP-16 | PAGE 1 OF |

ON Semiconductor and ©N are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the disclaims any and
rights of others.


SCALE 1:1


NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES

PER ASME Y14.5M, 1994
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE
5. DIMENSION B DOES NOT INCLUDE DAMBAR

PROTRUSION. ALLOWABLE PROTRUSION
PROTRUSION. ALLOWABLE PROTRUSIO
SHALL BE 0.13 TOTAL IN EXCESS OF B
SHALL BE 0.13 TOTAL IN EXCESS OF B
DIMENSION AT MAXIMUM MATERIAL
CONDITION.

|  | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MLIN | MAX |
| A | 2.35 | 2.65 |
| A1 | 0.10 | 0.25 |
| b | 0.35 | 0.49 |
| c | 0.23 | 0.32 |
| D | 12.65 | 12.95 |
| E | 7.40 | 7.60 |
| e | 1.27 |  |
| BSC |  |  |
| h | 10.05 | 10.55 |
| L | 0.25 | 0.75 |
| $\boldsymbol{\theta}$ | 0.50 | 0.90 |
|  | 0 | $0^{\circ}$ |

GENERIC
MARKING DIAGRAM*


| XXXXX | $=$ Specific Device Code |
| :--- | :--- |
| A | $=$ Assembly Location |
| WL | $=$ Wafer Lot |
| YY | $=$ Year |
| WW | $=$ Work Week |
| G | $=$ Pb-Free Package |

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " $\quad$ ", may or may not be present.

| DOCUMENT NUMBER: | 98ASB42343B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-20 WB | PAGE 1 OF 1 |

ON Semiconductor and (iN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com


[^0]:    ＊For additional information on our Pb－Free strategy and soldering details，please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual，SOLDERRM／D．

[^1]:    $\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

