# 3.3 V 100 MHz / 106.25 MHz PureEdge Clock Generator with LVPECL Differential Output

# **Description**

The NB3N3011 is a Fibre Channel Clock Generator and uses a 26.5625 MHz crystal to synthesize 106.25 MHz or a 25 MHz crystal to synthesize 100 MHz. The NB3N3011 has excellent <1 ps phase jitter performance over the 637 kHz - 10 MHz integration range. The NB3N3011 is packaged in an 8–Pin 4.4 mm x 3.0 mm TSSOP, making it ideal for use in systems with limited board space.

### **Features**

- PureEdge Clock Family Provides Accuracy and Precision
- One Differential LVPECL Output
- Crystal Oscillator Interface Designed for Fundamental Mode 18 pF Parallel Resonant Crystal (25 MHz or 26.5625 MHz)
- Output Frequency: 106.25 MHz (26.5625 MHz Crystal) or 100 MHz (25 MHz Crystal)
- VCO Range: 760 MHz 950 MHz
- RMS Phase Jitter @ 100 MHz, using a 25 MHz Crystal (637 kHz – 10 MHz): 0.29 ps (Typical)
- RMS Phase Noise at 106.25 MHz

### Phase noise:

Offset Noise Power 100 Hz -108 dBc/Hz 1 kHz -122 dBc/Hz 10 kHz -135 dBc/Hz

10 kHz -135 dBc/Hz 100 kHz -135 dBc/Hz

• 3.3 V Power Supply

- -40°C to 85°C Ambient Operating Temperature
- These are Pb-Free Devices\*



# ON Semiconductor®

http://onsemi.com



# TSSOP-8 DT SUFFIX CASE 948S

# MARKING DIAGRAM

311 YWW • A•

A = Assembly Location

Y = Year

WW = Work Week

= Pb-Free Package

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.




Figure 1. Logic Diagram

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 2. Pinout (Top View)

# **Table 1. PIN DESCRIPTION**

Pin	Symbol	Type	Description	
1	V <sub>CCA</sub>	Power	Positive Analog Power Supply Pin. Connected to V <sub>CC</sub> with filter components (See Figure 8).	
2	V <sub>EE</sub>	Power	Negative Supply Pin.	
3	X <sub>OUT</sub>	Input	Crystal Input (OUT).	
4	X <sub>IN</sub>	Input	Crystal Input (IN).	
5	NC	Unused	No Connect.	
6	Q	Output	Inverted Differential Output. Typically terminated with 50 $\Omega$ to V <sub>CC</sub> -2.0 V.	
7	Q	Output	Noninverted Differential Output. Typically terminated with 50 $\Omega$ to V <sub>CC</sub> -2.0 V.	
8	V <sub>CC</sub>	Power	Positive Digital Core Power Supply Pin. Connected to 3.3 V.	

# **Table 2. ATTRIBUTES**

Characteri	Value	
ESD Protection	Human Body Model Machine Model	> 6 kV > 200 V
Moisture Sensitivity (Note 1)	Pb-Free Pkg, TSSOP-8	Level 3
Flammability Rating Oxygen Index:	UL 94 V-0 @ 0.125 in	
Transistor Count	4150	
Meets or exceeds JEDEC Spec EIA		

<sup>1.</sup> For additional information, see Application Note AND8003/D.

# **Table 3. MAXIMUM RATINGS**

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	Supply Voltage		4.6	V
VI	Inputs		-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>O</sub>	Output Current	Continuous Surge	50 100	mA
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient)	0 Lfpm 500 Lfpm	142 103	°C/W
T <sub>STG</sub>	Storage Temperature		-65 to 150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 4. POWER SUPPLY DC CHARACTERISTICS, ( $V_{CC} = 3.3 \text{ V} \pm 5\%$ ,  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ )

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>CCA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
I <sub>CCA</sub>	Analog Supply Current	Included in I <sub>EE</sub>		19	23	mA
I <sub>EE</sub>	Power Supply Current			27	31	mA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 5. LVPECL DC CHARACTERISTICS, ( $V_{CC}$  = 3.3 V  $\pm 5\%$ ,  $T_A$  =  $-40^{\circ}C$  to  $85^{\circ}C$ )

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	Output High Voltage (Note 2)		V <sub>CC</sub> - 1.4		V <sub>CC</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage (Note 2)		V <sub>CC</sub> - 2.0		V <sub>CC</sub> - 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6	0.75	1.0	V

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

2. Outputs terminated with 50  $\Omega$  to  $\mbox{V}_{\mbox{CC}}$  – 2.0 V. See Figures 4 and 12.

### **Table 6. PIN CHARACTERISTICS**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
C <sub>IN</sub>	Input Capacitance			4		pF

Table 7. CRYSTAL CHARACTERISTICS (Fundamental Mode 18 pF Parallel Resonant Crystal)

Parameter	Conditions	Min	Тур	Max	Unit
Frequency		24		30	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7.0	pF

Table 8. AC CHARACTERISTICS,  $(V_{CC} = 3.3 \text{ V} \pm 5\%, T_A = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (Note 4))}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>OUT</sub>	Output Frequency	24 MHz – 30 MHz Crystal (Typ. 25 MHz – 26.5625 MHz)	96	100/106.25	120	MHz
t <sub>jit(∅)</sub>	RMS Phase Jitter (Random) (Note 3)	106.25 MHz; Integration Range: 637 kHz –10 MHz		0.29		ps
		100 MHz; Integration Range: 637 kHz –10 MHz		0.29		
$t_R/t_F$	Output Rise/Fall Time	20% to 80% (See Figure 7)	275		600	ps
odc	Output Duty Cycle	(See Figure 6)	48		52	%

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 3. Please refer to the Phase Noise Plot.
- 4. Output terminated with 50  $\Omega$  to V<sub>CC</sub><sup>-</sup> 2.0 V. See Figures 4 and 12.





Figure 3. Typical Phase Noise at 106.25 MHz

# PARAMETER MEASUREMENT INFORMATION



Phase Noise Plot


Phase Noise Plot


Phase Noise Mask

Offset Frequency  $f_1$ RMS =  $\sqrt{\text{Area Under the Masked Phase Noise Plot}}$ 

Figure 4. Output Load AC Test Circuit (Split Power Supply)

Figure 5. RMS Phase Jitter








Figure 7. Output Rise/Fall Time

### APPLICATION INFORMATION

### **Power Supply Filtering**

The NB3N3011 is a mixed analog/digital product, and as such, it exhibits some sensitivities that would not necessarily be seen on a fully digital product. Analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. The NB3N3011 also generates sub–nanosecond output edge rates, and therefore, a good power supply bypassing scheme is a must.

The NB3N3011 provides separate power supplies for the digital circuitry ( $V_{CC}$ ) and the internal PLL ( $V_{CCA}$ ). The simplest form of noise isolation is a power supply filter on the  $V_{CCA}$  pin.

Figure 8 illustrates a typical power supply filter scheme. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL.

The purpose of this design technique is to try and isolate the high switching noise of the digital outputs from the relatively sensitive internal analog phase-locked loop. The power supply filter and bypass schemes discussed in this section should be adequate to eliminate power supply noise-related problems in most designs.

# **Crystal Oscillator Input Interface**

The NB3N3011 features an integrated crystal oscillator to minimize system implementation costs. The oscillator circuit is a parallel resonant circuit and thus, for optimum performance, a parallel resonant crystal should be used.

As the oscillator is somewhat sensitive to loading on its inputs, the user is advised to mount the crystal as close to the NB3N3011 as possible to avoid any board level parasitics. Surface mount crystals are recommended, but not required.

Figure 9 illustrates a parallel resonant crystal with its associated load capacitors. The capacitor values shown were determined using a 26.5625 MHz, 18 pF parallel resonant crystal and were chosen to minimize the ppm error. Capacitor values can be adjusted slightly for different board layouts to optimize accuracy.




Figure 8. Power Supply Filtering





Figure 9. Crystal Input Interface

### **APPLICATION SCHEMATIC**

Figure 10 shows a schematic example of the NB3N3011. An example of LVPECL termination is shown in this schematic. Additional LVPECL termination approaches are shown in the AND8020 Application Note. In this example, an 18 pF parallel resonant 26.5625MHz crystal is used for

generating 106.25 MHz output frequency. The C1 = 27 pF and C2 = 33 pF are recommended for frequency accuracy. For different board layout, the C1 and C2 values may be slightly adjusted for optimizing frequency accuracy.



# **PC Board Layout Example**

Figure 11 shows a representative board layout for the NB3N3011. There exists many different potential board layouts and the one pictured is but one. The crystal X1 footprint shown in this example allows installation of either surface mount HC49S or through-hole HC49 package. The footprints of other components in this example are listed in Table 9. There should be at least one decoupling capacitor per power pin. The decoupling capacitors should be located as close as possible to the power pins. The layout assumes that the board has clean analog power ground plane. The important aspect of the layout in Figure 11 is the low impedance connections between VCC and GND for the bypass capacitors. Combining good quality general purpose chip capacitors with good PCB layout techniques will produce effective capacitor resonances at frequencies adequate to supply the instantaneous switching current for the NB3N3011 outputs. It is imperative that low inductance chip capacitors are used. It is equally important that the board layout not introduce any of the inductance saved by using the leadless capacitors. Thin interconnect traces between the capacitor and the power plane should be avoided and multiple large vias should be used to tie the capacitors to the buried power planes. Fat interconnect and large vias will help to minimize layout induced inductance and thus maximize the series resonant point of the bypass capacitors.

The voltage amplitude across the crystal is relatively small. It is imperative that no actively switching signals cross under the crystal as crosstalk energy coupled to these lines could significantly impact the jitter of the device.

**Table 9. Footprint Table** 

Reference	Size
C1, C2	0402
C3	0805
C4, C5	0603
R2	0603




Figure 11. PC Board Layout




Figure 12. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)


## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NB3N3011DTG	TSSOP8 4.4 mm (Pb-Free)	100 Units / Rail
NB3N3011DTR2G	TSSOP8 4.4 mm (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### PACKAGE DIMENSIONS

# TSSOP-8 CASE 948S-01 ISSUE C



### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
   Y14 5M 1982
- 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- 5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED
   AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	2.90	3.10	0.114	0.122		
В	4.30	4.50	0.169	0.177		
С		1.10		0.043		
D	0.05	0.15	0.002	0.006		
F	0.50	0.70	0.020	0.028		
G	0.65 BSC		0.026	BSC		
J	0.09	0.20	0.004	0.008		
J1	0.09	0.16	0.004	0.006		
K	0.19	0.30	0.007	0.012		
K1	0.19	0.25	0.007	0.010		
L		6.40 BSC		0.252 BSC		
M	0°	8°	0°	8°		

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NB3N3011/D