# 2.5 V/3.3 V ECL 1:2 **Differential Fanout Buffer**

## MC10LVEP11, MC100LVEP11

#### Description

The MC10/100LVEP11 is a differential 1:2 fanout buffer. The device is pin and functionally equivalent to the EP11 device. With AC performance the same as the EP11 device, the LVEP11 is ideal for applications requiring lower voltage. Single-ended CLK input operation is limited to a V<sub>CC</sub>  $\geq$  3.0 V in PECL mode, or V<sub>EE</sub>  $\leq$ -3.0 V in NECL mode.

The 100 Series contains temperature compensation.

#### Features

- 240 ps Typical Propagation Delay
- Maximum Frequency > 3.0 GHz Typical
- PECL Mode Operating Range: •  $V_{CC} = 2.375$  V to 3.8 V with  $V_{EE} = 0$  V
- NECL Mode Operating Range:
  - $V_{CC} = 0$  V with  $V_{EE} = -2.375$  V to -3.8 V
- Open Input Default State
- Q Output Will Default LOW with Inputs Open or at V<sub>EE</sub>
- LVDS Input Compatible
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



#### **ON Semiconductor®**


#### www.onsemi.com



**D SUFFIX** CASE 751-07

DT SUFFIX CASE 948R-02

**MN SUFFIX** CASE 506AA



= Assembly Location А


(Note: Microdot may be in either location) \*For additional marking information, refer to Application Note AND8002/D.


ORDERING	INFORMATI	ON
Device	Package	Shipping <sup>†</sup>
MC10LVEP11DR2G	SOIC-8 NB (Pb-Free)	2500 / Tape & Reel
MC10LVEP11DTG	TSSOP-8 (Pb-Free)	100 Units / Tube
MC100LVEP11DG	SOIC-8 NB (Pb-Free)	98 Units / Tube
MC100LVEP11DR2G	SOIC-8 NB (Pb-Free)	2500 / Tape & Reel
MC100LVEP11DTG	TSSOP-8 (Pb-Free)	100 Units / Tube
MC100LVEP11DTR2G	TSSOP-8 (Pb-Free)	2500 / Tape & Reel
MC100LVEP11MNR4G	DFN-8 (Pb-Free)	1000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MC10LVEP11/D

1





#### Table 1. PIN DESCRIPTION

PIN	FUNCTION
D*, <u>D</u> **	ECL Data Inputs
Q0, <u>Q0</u> , Q1, <u>Q1</u>	ECL Data Outputs
V <sub>CC</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply
EP	(DFN–8 only) Thermal exposed pad must be connected to a sufficient ther- mal conduit. Electrically connect to the most negative supply (GND) or leave unconnected, floating open.

\*Pins will default to 2/3  $V_{CC}$  when left open. \*\*Pins will default LOW when left open.

#### Table 2. ATTRIBUTES

Characteristics	Value
Internal Input Pulldown Resistor	75 kΩ
Internal Input Pullup Resistor	37.5 kΩ
ESD Protection Human Body Model Machine Model Charged Device Model	> 4 kV > 200 V > 2 kV
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)	Pb-Free Pkg
SOIC-8 NB TSSOP-8 DFN-8	Level 1 Level 3 Level 1
Flammability Rating Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in
Transistor Count	110 Devices
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

1. For additional information, see Application Note AND8003/D.

#### **Table 3. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		6	V
$V_{\text{EE}}$	NECL Mode Power Supply	V <sub>CC</sub> = 0 V		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$\begin{array}{l} V_I \leq V_{CC} \\ V_I \geq V_{EE} \end{array}$	6 -6	V
I <sub>out</sub>	Output Current	Continuous Surge		50 100	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-8 NB	190 130	°C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-8 NB	41 to 44	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-8	185 140	°C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	TSSOP-8	41 to 44	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	DFN-8	129 84	°C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	(Note 1)	DFN-8	35 to 40	°C/W
T <sub>sol</sub>	Wave Solder (Pb-Free)	<2 to 3 sec @ 260°C		265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. JEDEC standard multilayer board – 2S2P (2 signal, 2 power).

		–40°C			25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	25	33	40	29	33	40	32	34	42	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 2)	1365	1490	1615	1430	1555	1680	1490	1615	1740	mV
V <sub>OL</sub>	Output LOW Voltage (Note 2)	565	740	865	630	805	930	690	865	990	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3)	1.2		2.5	1.2		2.5	1.2		2.5	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μΑ

#### Table 4. 10LVEP DC CHARACTERISTICS, PECL (V<sub>CC</sub> = 2.5 V, V<sub>EE</sub> = 0 V (Note 1))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.125 V to -1.3 V.

2. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

3.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal. Single-Ended input CLK pin operation is limited to  $V_{CC} \ge 3.0$  V in PECL mode.

			<b>−40°C</b>			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах	Unit	
I <sub>EE</sub>	Power Supply Current	25	33	40	29	33	40	32	34	42	mA	
V <sub>OH</sub>	Output HIGH Voltage (Note 2)	2165	2290	2415	2230	2355	2480	2290	2415	2540	mV	
V <sub>OL</sub>	Output LOW Voltage (Note 2)	1365	1540	1665	1430	1605	1730	1490	1665	1790	mV	
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended) (Note 3)	2090		2415	2155		2480	2215		2540	mV	
V <sub>IL</sub>	Input LOW Voltage (Single-Ended) (Note 3)	1365		1690	1430		1755	1490		1815	mV	
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4)	1.2		3.3	1.2		3.3	1.2		3.3	V	
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA	
Ι <sub>ΙL</sub>	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μΑ	

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.925 V to -0.5 V.

2. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

3. Single-Ended input CLK pin operation is limited to  $V_{CC} \ge 3.0$  V in PECL mode.

4. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

Unit mΑ mV mV mV

mV

V

μΑ μA

			–40°C			25°C			85°C	
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
I <sub>EE</sub>	Power Supply Current	25	33	40	29	33	40	32	34	42
V <sub>OH</sub>	Output HIGH Voltage (Note 2)	-1135	-1010	-885	-1070	-945	-820	-1010	-885	-760
V <sub>OL</sub>	Output LOW Voltage (Note 2)	-1935	-1760	-1635	-1870	-1695	-1570	-1810	-1635	-1510
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended) (Note 3)	-1210		-885	-1145		-820	-1085		-760
V <sub>IL</sub>	Input LOW Voltage (Single-Ended) (Note 3)	-1935		-1610	-1870		-1545	-1810		-1485
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4)	V <sub>EE</sub>	+1.2	0.0	V <sub>EE</sub>	+1.2	0.0	V <sub>EE</sub> -	+1.2	0.0
I <sub>IH</sub>	Input HIGH Current			150			150			150
Ι <sub>ΙL</sub>	Input LOW Current D	0.5			0.5			0.5		

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

-150

-150

-150

1. Input and output parameters vary 1:1 with  $V_{CC}$ .

2. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

D

3. Single-Ended input CLK pin operation is limited to V<sub>EE</sub> ≤ -3.0 V in NECL mode.

4. VINCMR min varies 1:1 with VEE, VINCMR max varies 1:1 with VCC. The VINCMR range is referenced to the most positive side of the differential input signal.

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	25	35	42	29	38	46	32	41	50	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 2)	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV
V <sub>OL</sub>	Output LOW Voltage (Note 2)	555	730	900	555	730	900	555	730	900	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	1335		1620	1335		1620	1335		1620	mV
VIL	Input LOW Voltage (Single-Ended)	555		900	555		900	555		900	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3)	1.2		2.5	1.2		2.5	1.2		2.5	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA
Ι <sub>ΙL</sub>	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μΑ

#### Table 7. 100LVEP DC CHARACTERISTICS, PECL (V<sub>CC</sub> = 2.5 V, V<sub>EE</sub> = 0 V (Note 1))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.125 V to -1.3 V.

2. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal. Single-Ended input CLK pin operation is limited to V<sub>CC</sub> ≥ 3.0 V in PECL mode.

#### Table 8. 100LVEP DC CHARACTERISTICS, PECL (V<sub>CC</sub> = 3.3 V, V<sub>EE</sub> = 0 V (Note 1))

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	25	35	42	29	38	46	32	41	50	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 2)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V <sub>OL</sub>	Output LOW Voltage (Note 2)	1355	1530	1700	1355	1530	1700	1355	1530	1700	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended) (Note 3)	2135		2420	2135		2420	2135		2420	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended) (Note 3)	1355		1700	1355		1700	1355		1700	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4)	1.2		3.3	1.2		3.3	1.2		3.3	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA
Ι <sub>ΙL</sub>	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.925 V to –0.5 V.

2. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

3. Single-Ended input CLK pin operation is limited to  $V_{CC} \ge 3.0$  V in PECL mode.

4. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

#### Table 9. 100LVEP DC CHARACTERISTICS, NECL ( $V_{CC} = 0 V$ ; $V_{EE} = -3.8 V$ to -2.375 V (Note 1))

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	25	35	42	29	38	46	32	41	50	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 2)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V <sub>OL</sub>	Output LOW Voltage (Note 2)	-1945	-1770	-1600	-1945	-1770	-1600	-1945	-1770	-1600	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended) (Note 3)	-1165		-880	-1165		-880	-1165		-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended) (Note 3)	-1945	-1425	-1600	-1945	-1425	-1600	-1945	-1425	-1600	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4)	V <sub>EE</sub>	+1.2	0.0	V <sub>EE</sub>	+1.2	0.0	V <sub>EE</sub>	+1.2	0.0	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
Ι <sub>ΙL</sub>	Input LOW Current D D	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary 1:1 with  $V_{CC}$ .

2. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

3. Single-Ended input CLK pin operation is limited to  $V_{EE} \le -3.0$  V in NECL mode.

4. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

										•		
				-40°C			25°C			85°C		
Symbol	Characteristic		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Frequency (Figure 2)			3			3			3		GHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay (Differential Configuration) CLK to Q, Q		170	230	300	180	240	310	210	270	360	ps
t <sub>SKEW</sub>	Within Device Skew Device to Device Skew (Note 2)	Q, <u>Q</u>		5.0	20 130		5.0	20 130		5.0	20 150	ps
t <sub>JITTER</sub>	CLOCK Random Jitter (RMS) @ ≤1.0 GHz @ ≤1.5 GHz @ ≤2.0 GHz @ ≤2.5 GHz @ ≤3.0 GHz			0.126 0.112 0.111 0.112 0.155	0.3 0.2 0.3 0.2 0.2		0.142 0.162 0.122 0.172 0.217	0.4 0.3 0.2 0.3 0.3		0.209 0.162 0.170 0.235 0.368	0.3 0.2 0.3 0.3 0.6	ps
V <sub>PP</sub>	Input Voltage Swing (Differential Configuration)		150	800	1200	150	800	1200	150	800	1200	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times (20% – 80%)	Q,	70	110	170	80	120	180	100	140	200	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. 1. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

2. Skew is measured between outputs under identical transitions.





Figure 2. F<sub>max</sub> Typical



The above phase noise plots captured using Agilent E5052A show additive phase noise of the MC100LVEP11 device at frequencies 156.25 MHz, 311.04 MHz, 1.5 GHz and 2 GHz respectively at an operating voltage of 3.3 V in room temperature. The RMS Phase Jitter contributed by the

device (integrated between 12 kHz and 20 MHz; as shown in the shaded region of the plot) at each of the frequencies is 66 fs, 37 fs, 14 fs and 13 fs respectively. The input source used for the phase noise measurements is Agilent E8663B.





Figure 7. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices.)

#### **Resource Reference of Application Notes**

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	_	ECLinPS <sup>™</sup> I/O SPiCE Modeling Kit
AN1504/D	_	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	-	AC Characteristics of ECL Devices

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

# **ONSEM**<sup>1</sup>.



DOCUMENT NUMBER:	98AON18658D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DFN8, 2.0X2.0, 0.5MM PITC	TCH PAGE 1	
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.			oducts for any particular

# onsemí



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2
the right to make changes without furth purpose, nor does <b>onsemi</b> assume an	er notice to any products herein. <b>onsemi</b> make ny liability arising out of the application or use	LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc e under its patent rights nor the rights of others.	roducts for any particular

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

ŝ

ę

ŝ

S

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR З. 4. EMITTER EMITTER 5. BASE 6. 7 BASE 8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE, DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. 4. TXE 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C З. REXT 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. EMITTER, #1 BASE, #2 2. З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6. BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. 5. P-DRAIN 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC COMMON CATHODE/VCC 3 I/O LINE 3 4. 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt ENABLE З. 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

2. 3. 4.	DRAIN, DIE #1 DRAIN, #1 DRAIN, #2 DRAIN, #2 GATE, #2 SOURCE, #2 GATE, #1 SOURCE, #1
2. 3. 4. 5. 6. 7.	INPUT EXTERNAL BYPASS THIRD STAGE SOURCE GROUND DRAIN GATE 3 SECOND STAGE Vd FIRST STAGE Vd
3. 4. 5. 6. 7.	: SOURCE 1 GATE 1 SOURCE 2 GATE 2 DRAIN 2 DRAIN 2 DRAIN 1 DRAIN 1
2. 3. 4. 5. 6. 7.	: ANODE 1 ANODE 1 ANODE 1 CATHODE 1 CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON
2. 3. 4. 5.	9: SOURCE 1 GATE 1 SOURCE 2 GATE 2 DRAIN 2 MIRROR 2 DRAIN 1 MIRROR 1
2. 3. 4.	3: LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND LINE 2 IN LINE 2 OUT COMMON ANODE/GND COMMON ANODE/GND LINE 1 OUT
STYLE PIN 1. 2. 3. 4. 5. 6. 7. 8.	ILIMIT OVLO UVLO INPUT+ SOURCE SOURCE

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER COLLECTOR/ANODE 3 COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC\_OFF 3. DASIC\_SW\_DET 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED "	
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2
		LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other cour	

SOURCE 1/DRAIN 2

7.

8 GATE 1

purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

6.


7.

8

COLLECTOR, #1

COLLECTOR, #1





DOCUMENT NUMBER:	98AON00236D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP 8		PAGE 1 OF 1
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.			

© Semiconductor Components Industries, LLC, 2019

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

 $\Diamond$