## **ON Semiconductor**

## Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and Onsemi. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

## Operational Amplifiers, Single Supply, High Slew Rate, Low Input Offset Voltage

The MC33272/74 series of monolithic operational amplifiers are quality fabricated with innovative Bipolar design concepts. This dual and quad operational amplifier series incorporates Bipolar inputs along with a patented Zip-R-Trim element for input offset voltage reduction. The MC33272/74 series of operational amplifiers exhibits low input offset voltage and high gain bandwidth product. Dual –doublet frequency compensation is used to increase the slew rate while maintaining low input noise characteristics. Its all NPN output stage exhibits no deadband crossover distortion, large output voltage swing, and an excellent phase and gain margin. It also provides a low open loop high frequency output impedance with symmetrical source and sink AC frequency performance.


#### **Features**

- Input Offset Voltage Trimmed to 100 μV (Typ)
- Low Input Bias Current: 300 nA
  Low Input Offset Current: 3.0 nA
- High Input Resistance: 16 MΩ
- Low Noise:  $18 \text{ nV} / \sqrt{\text{Hz}}$  @ 1.0 kHz
- High Gain Bandwidth Product: 24 MHz @ 100 kHz
- High Slew Rate: 10 V/µs
  Power Bandwidth: 160 kHz
- Excellent Frequency Stability
- Unity Gain Stable: w/Capacitance Loads to 500 pF
- Large Output Voltage Swing: +14.1 V/ -14.6 V
- Low Total Harmonic Distortion: 0.003%
- Power Supply Drain Current: 2.15 mA per Amplifier
- Single or Split Supply Operation: +3.0 V to +36 V or ±1.5 V to ±18 V
- ESD Diodes Provide Added Protection to the Inputs
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- Pb-Free Packages are Available



## ON Semiconductor®

http://onsemi.com





#### ORDERING INFORMATION

(Note: Microdot may be in either location)

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.

#### **PIN CONNECTIONS**





#### **MAXIMUM RATINGS**

| Rating                                 |  | Symbol                             | Value                     | Unit |
|--|--|------------------------------------|---------------------------|------|
| Supply Voltage                         |  | V <sub>CC</sub> to V <sub>EE</sub> | +36                       | V    |
| Input Differential Voltage Range       |  | V <sub>IDR</sub>                   | Note 1                    | V    |
| Input Voltage Range                    |  | V <sub>IR</sub>                    | Note 1                    | V    |
| Output Short Circuit Duration (Note 2) |  | t <sub>SC</sub>                    | Indefinite                | sec  |
| Maximum Junction Temperature           |  | T <sub>J</sub>                     | +150                      | °C   |
| Storage Temperature                    |  | T <sub>stg</sub>                   | -60 to +150               | °C   |
| ESD Protection at Any Pin              | – Human Body Model<br>– Machine Model      | $V_{esd}$                          | 2000<br>200               | V    |
| Maximum Power Dissipation              |  | P <sub>D</sub>                     | Note 2                    | mW   |
| Operating Temperature Range            | MC33272A, MC33274A<br>NCV33272A, NCV33274A | T <sub>A</sub>                     | -40 to +85<br>-40 to +125 | °C   |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Either or both input voltages should not exceed V<sub>CC</sub> or V<sub>EE</sub>.
   Power dissipation must be considered to ensure maximum junction temperature (T<sub>J</sub>) is not exceeded (see Figure 2).

## **DC ELECTRICAL CHARACTERISTICS** ( $V_{CC}$ = +15 V, $V_{EE}$ = -15 V, $T_A$ = 25°C, unless otherwise noted.)

| Characteristics  | Figure   | Symbol   | Min                                | Тур                          | Max                                    | Unit  |
|--|----------|--|------------------------------------|------------------------------|--|-------|
| Input Offset Voltage ( $R_S = 10 \ \Omega$ , $V_{CM} = 0 \ V$ , $V_O = 0 \ V$ ) ( $V_{CC} = +15 \ V$ , $V_{EE} = -15 \ V$ ) $T_A = +25^{\circ}C$ $T_A = -40^{\circ} \ to +85^{\circ}C$ $T_A = -40^{\circ} \ to +125^{\circ}C \ (NCV33272A)$ $T_A = -40^{\circ} \ to +125^{\circ}C \ (NCV33274A)$ ( $V_{CC} = 5.0 \ V$ , $V_{EE} = 0$ ) | 3        | V <sub>IO</sub>  | -<br>-<br>-<br>-                   | 0.1<br>-<br>-<br>-           | 1.0<br>1.8<br>2.5<br>3.5               | mV    |
| T <sub>A</sub> = +25°C   | <u> </u> |  | -                                  | _                            | 2.0                                    |       |
| Average Temperature Coefficient of Input Offset Voltage $R_S = 10 \Omega$ , $V_{CM} = 0 V$ , $V_O = 0 V$ , $T_A = -40^{\circ}$ to +125°C   | 3        | $\Delta V_{IO}/\Delta T$   | _                                  | 2.0                          | -                                      | μV/°C |
| Input Bias Current ( $V_{CM} = 0 \text{ V}, V_O = 0 \text{ V}$ ) $T_A = +25^{\circ}C$ $T_A = T_{low} \text{ to } T_{high}$   | 4, 5     | I <sub>IB</sub>  | -                                  | 300<br>-                     | 650<br>800                             | nA    |
| Input Offset Current ( $V_{CM} = 0 \text{ V}, V_O = 0 \text{ V}$ ) $T_A = +25^{\circ}C$ $T_A = T_{low} \text{ to } T_{high}$   |          | l <sub>IO</sub>  | -<br>-                             | 3.0                          | 65<br>80                               | nA    |
| Common Mode Input Voltage Range ( $\Delta V_{IO}$ = 5.0 mV, $V_{O}$ = 0 V) $T_{A}$ = +25°C   | 6        | V <sub>ICR</sub>   | V <sub>EE</sub>                    | to (V <sub>CC</sub> -        | 1.8)                                   | V     |
| Large Signal Voltage Gain (V $_{O}$ = 0 V to 10 V, R $_{L}$ = 2.0 k $\Omega$ )<br>$T_{A}$ = +25°C<br>$T_{A}$ = $T_{low}$ to $T_{high}$   | 7        | A <sub>VOL</sub>   | 90<br>86                           | 100<br>-                     | -<br>-                                 | dB    |
| Output Voltage Swing ( $V_{ID}$ = $\pm 1.0$ V) ( $V_{CC}$ = $+15$ V, $V_{EE}$ = $-15$ V) $R_L$ = $2.0$ k $\Omega$ $R_L$ = $2.0$ k $\Omega$ $R_L$ = $10$ k $\Omega$ $R_L$ = $10$ k $\Omega$ ( $V_{CC}$ = $5.0$ V, $V_{EE}$ = $0$ V) $R_L$ = $2.0$ k $\Omega$ $R_L$ = $2.0$ k $\Omega$   | 10, 11   | V <sub>O</sub> +<br>V <sub>O</sub> -<br>V <sub>O</sub> +<br>V <sub>O</sub> -<br>V <sub>OL</sub><br>V <sub>OH</sub> | 13.4<br>-<br>13.4<br>-<br>-<br>3.7 | 13.9<br>-13.9<br>14<br>-14.7 | -<br>-13.5<br>-<br>-14.1<br>0.2<br>5.0 | V     |
| Common Mode Rejection (V <sub>in</sub> = +13.2 V to -15 V)   | 13       | CMR  | 80                                 | 100                          | _                                      | dB    |
| Power Supply Rejection<br>V <sub>CC</sub> /V <sub>EE</sub> = +15 V/ -15 V, +5.0 V/ -15 V, +15 V/ -5.0 V  | 14, 15   | PSR  | 80                                 | 105                          | -                                      | dB    |
| Output Short Circuit Current (V <sub>ID</sub> = 1.0 V, Output to Ground)<br>Source<br>Sink   | 16       | I <sub>SC</sub>  | +25<br>-25                         | +37<br>-37                   | -<br>-                                 | mA    |
| Power Supply Current Per Amplifier ( $V_O = 0 \text{ V}$ )<br>( $V_{CC} = +15 \text{ V}$ , $V_{EE} = -15 \text{ V}$ )<br>$T_A = +25^{\circ}\text{C}$<br>$T_A = T_{low} \text{ to } T_{high}$<br>( $V_{CC} = 5.0 \text{ V}$ , $V_{EE} = 0 \text{ V}$ )  | 17       | Icc  | -<br>-                             | 2.15<br>-                    | 2.75<br>3.0                            | mA    |
| $T_A = +25^{\circ}C$   |          |  | -                                  | _                            | 2.75                                   |       |

<sup>3.</sup> MC33272A, MC33274A  $T_{low} = -40^{\circ}C$   $T_{high} = +85^{\circ}C$  NCV33272A, NCV33274A  $T_{low} = -40^{\circ}C$   $T_{high} = +125^{\circ}C$ 

AC ELECTRICAL CHARACTERISTICS ( $V_{CC}$  = +15 V,  $V_{EE}$  = -15 V,  $T_A$  = 25°C, unless otherwise noted.)

| Characteristics  | Figure     | Symbol          | Min | Тур   | Max | Unit   |
|--|------------|-----------------|-----|-------|-----|--------|
| Slew Rate $(V_{in} = -10 \text{ V to } +10 \text{ V}, R_L = 2.0 \text{ k}\Omega, C_L = 100 \text{ pF}, A_V = +1.0 \text{ V})$                    | 18, 33     | SR              | 8.0 | 10    | -   | V/μs   |
| Gain Bandwidth Product (f = 100 kHz)   | 19         | GBW             | 17  | 24    | -   | MHz    |
| AC Voltage Gain (R <sub>L</sub> = $2.0 \text{ k}\Omega$ , V <sub>O</sub> = $0 \text{ V}$ , f = $20 \text{ kHz}$ )                                | 20, 21, 22 | A <sub>VO</sub> | -   | 65    | -   | dB     |
| Unity Gain Bandwidth (Open Loop)   |            | BW              | -   | 5.5   | -   | MHz    |
| Gain Margin (R <sub>L</sub> = 2.0 k $\Omega$ , C <sub>L</sub> = 0 pF)  | 23, 24, 26 | A <sub>m</sub>  | -   | 12    | _   | dB     |
| Phase Margin (R <sub>L</sub> = $2.0 \text{ k}\Omega$ , C <sub>L</sub> = $0 \text{ pF}$ )   | 23, 25, 26 | фт              | -   | 55    | _   | Deg    |
| Channel Separation (f = 20 Hz to 20 kHz)   | 27         | CS              | -   | -120  | _   | dB     |
| Power Bandwidth ( $V_O$ = 20 $V_{pp}$ , $R_L$ = 2.0 k $\Omega$ , THD $\leq$ 1.0%)  |            | $BW_P$          | -   | 160   | _   | kHz    |
| Total Harmonic Distortion (R <sub>L</sub> = 2.0 k $\Omega$ , f = 20 Hz to 20 kHz, V <sub>O</sub> = 3.0 V <sub>rms</sub> , A <sub>V</sub> = +1.0) | 28         | THD             | -   | 0.003 | _   | %      |
| Open Loop Output Impedance (V <sub>O</sub> = 0 V, f = 6.0 MHz)   | 29         | Z <sub>O</sub>  | -   | 35    | _   | Ω      |
| Differential Input Resistance (V <sub>CM</sub> = 0 V)  |            | R <sub>in</sub> | -   | 16    | _   | МΩ     |
| Differential Input Capacitance (V <sub>CM</sub> = 0 V)   |            | C <sub>in</sub> | -   | 3.0   | _   | pF     |
| Equivalent Input Noise Voltage (R <sub>S</sub> = 100 $\Omega$ , f = 1.0 kHz)   | 30         | e <sub>n</sub>  | -   | 18    | -   | nV/√Hz |
| Equivalent Input Noise Current (f = 1.0 kHz)   | 31         | i <sub>n</sub>  | -   | 0.5   | -   | pA/√Hz |




Figure 1. Equivalent Circuit Schematic (Each Amplifier)




Figure 2. Maximum Power Dissipation versus Temperature




Figure 3. Input Offset Voltage versus Temperature for Typical Units




Figure 4. Input Bias Current versus Common Mode Voltage




Figure 5. Input Bias Current versus Temperature




Figure 6. Input Common Mode Voltage Range versus Temperature




Figure 7. Open Loop Voltage Gain versus Temperature




Figure 8. Split Supply Output Voltage Swing versus Supply Voltage




Figure 9. Split Supply Output Saturation Voltage versus Load Current




Figure 10. Single Supply Output Saturation Voltage versus Load Resistance to Ground




Figure 11. Single Supply Output Saturation Voltage versus Load Resistance to V<sub>CC</sub>




Figure 12. Output Voltage versus Frequency




Figure 13. Common Mode Rejection versus Frequency




Figure 14. Positive Power Supply Rejection versus Frequency




Figure 15. Negative Power Supply Rejection versus Frequency




Figure 16. Output Short Circuit Current versus Temperature




Figure 17. Supply Current versus Supply Voltage




Figure 18. Normalized Slew Rate versus Temperature




Figure 19. Gain Bandwidth Product versus Temperature




Figure 20. Voltage Gain and Phase versus Frequency




Figure 21. Gain and Phase versus Frequency




Figure 22. Open Loop Voltage Gain and Phase versus Frequency




Figure 23. Open Loop Gain Margin and Phase Margin versus Output Load Capacitance




Figure 24. Open Loop Gain Margin versus Temperature




Figure 25. Phase Margin versus Temperature




Figure 26. Phase Margin and Gain Margin versus Differential Source Resistance




Figure 27. Channel Separation versus Frequency




Figure 28. Total Harmonic Distortion versus Frequency




Figure 29. Output Impedance versus Frequency




Figure 30. Input Referred Noise Voltage versus Frequency




Figure 31. Input Referred Noise Current versus Frequency




Figure 32. Percent Overshoot versus Load Capacitance




Figure 33. Non-inverting Amplifier Slew Rate for the MC33274




Figure 34. Non-inverting Amplifier Overshoot for the MC33274




Figure 35. Small Signal Transient Response for MC33274




Figure 36. Large Signal Transient Response for MC33274

## **ORDERING INFORMATION**

| Device           | Package               | Shipping <sup>†</sup> |
|------------------|-----------------------|-----------------------|
| MC33272AD        | SOIC-8                |                       |
| MC33272ADG       | SOIC-8<br>(Pb-Free)   | 98 Units / Rail       |
| MC33272ADR2      | SOIC-8                |                       |
| MC33272ADR2G     | SOIC-8<br>(Pb-Free)   | 2500 / Tape & Reel    |
| MC33272AP        | PDIP-8                |                       |
| MC33272APG       | PDIP-8<br>(Pb-Free)   | 50 Units / Rail       |
| NCV33272ADR2*    | SOIC-8                |                       |
| NCV33272ADR2G*   | SOIC-8<br>(Pb-Free)   | 2500 / Tape & Reel    |
| MC33274AD        | SOIC-14               |                       |
| MC33274ADG       | SOIC-14<br>(Pb-Free)  | 55 Units / Rail       |
| MC33274ADR2      | SOIC-14               |                       |
| MC33274ADR2G     | SOIC-14<br>(Pb-Free)  |                       |
| MC33274ADTBR2G   | TSSOP-14<br>(Pb-Free) |                       |
| MC33274AP        | PDIP-14               |                       |
| MC33274APG       | PDIP-14<br>(Pb-Free)  | 25 Units / Rail       |
| NCV33274AD*      | SOIC-14               |                       |
| NCV33274ADG*     | SOIC-14<br>(Pb-Free)  | 55 Units / Rail       |
| NCV33274ADR2*    | SOIC-14               |                       |
| NCV33274ADR2G*   | SOIC-14<br>(Pb-Free)  | 2500 / Tape & Reel    |
| NCV33274ADTBR2G* | TSSOP-14<br>(Pb-Free) | 7                     |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


<sup>\*</sup>NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.




PDIP-8 CASE 626-05 ISSUE P


**DATE 22 APR 2015** 







NOTE 5



STYLE 1: PIN 1. AC IN 2. DC + IN 3. DC - IN 4. AC IN

- 5. GROUND 6. OUTPUT
- 7. AUXILIARY 8. V<sub>CC</sub>

#### NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: INCHES.
  DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-
- AGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
  DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
- DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.
- 6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE
- DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
- 8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).

|     | INCHES |       | MILLIM      | ETERS |
|-----|--------|-------|-------------|-------|
| DIM | MIN    | MAX   | MIN         | MAX   |
| Α   |        | 0.210 |             | 5.33  |
| A1  | 0.015  |       | 0.38        |       |
| A2  | 0.115  | 0.195 | 2.92        | 4.95  |
| b   | 0.014  | 0.022 | 0.35        | 0.56  |
| b2  | 0.060  | TYP   | 1.52 TYP    |       |
| С   | 0.008  | 0.014 | 0.20        | 0.36  |
| D   | 0.355  | 0.400 | 9.02        | 10.16 |
| D1  | 0.005  |       | 0.13        |       |
| E   | 0.300  | 0.325 | 7.62        | 8.26  |
| E1  | 0.240  | 0.280 | 6.10        | 7.11  |
| е   | 0.100  | BSC   | SC 2.54 BSC |       |
| eB  |        | 0.430 |             | 10.92 |
| L   | 0.115  | 0.150 | 2.92        | 3.81  |
| M   |        | 10°   |             | 10°   |

### **GENERIC MARKING DIAGRAM\***




XXXX = Specific Device Code = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

| DOCUMENT NUMBER: | 98ASB42420B | Electronic versions are uncontrolled except when accessed directly from the Document Reportant Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |
|------------------|-------------|--|-------------|--|
| DESCRIPTION:     | PDIP-8      |  | PAGE 1 OF 1 |  |

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the



**DATE 22 APR 2015** 

#### NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: INCHES.
  3. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
  4. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE
- NOT TO EXCEED 0.10 INCH.
  DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.
- DIMENSION 8B IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.

  DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.

  PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORDINERS)
- CORNERS).

|     | INCHES |       | MILLIM   | ETERS |
|-----|--------|-------|----------|-------|
| DIM | MIN    | MAX   | MIN      | MAX   |
| Α   |        | 0.210 |          | 5.33  |
| A1  | 0.015  |       | 0.38     |       |
| A2  | 0.115  | 0.195 | 2.92     | 4.95  |
| b   | 0.014  | 0.022 | 0.35     | 0.56  |
| b2  | 0.060  | TYP   | 1.52 TYP |       |
| С   | 0.008  | 0.014 | 0.20     | 0.36  |
| D   | 0.735  | 0.775 | 18.67    | 19.69 |
| D1  | 0.005  |       | 0.13     |       |
| Е   | 0.300  | 0.325 | 7.62     | 8.26  |
| E1  | 0.240  | 0.280 | 6.10     | 7.11  |
| е   | 0.100  | BSC   | 2.54 BSC |       |
| eB  |        | 0.430 |          | 10.92 |
| L   | 0.115  | 0.150 | 2.92     | 3.81  |
| М   |        | 10°   |          | 10°   |

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

# **STYLES ON PAGE 2**

| DOCUMENT NUMBER: | 98ASB42428B | Electronic versions are uncontrolled except when accessed directly from the Document Reposit<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |
|------------------|-------------|---|-------------|
| DESCRIPTION:     | PDIP-14     |   | PAGE 1 OF 2 |

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

### PDIP-14 CASE 646-06 ISSUE S

## **DATE 22 APR 2015**

| STYLE 1: PIN 1. COLLECTOR 2. BASE 3. EMITTER 4. NO CONNECTION 5. EMITTER 6. BASE 7. COLLECTOR 8. COLLECTOR 9. BASE 10. EMITTER 11. NO CONNECTION 12. EMITTER 13. BASE 14. COLLECTOR   | STYLE 2:<br>CANCELLED  | STYLE 3:<br>CANCELLED  | STYLE 4: PIN 1. DRAIN 2. SOURCE 3. GATE 4. NO CONNECTION 5. GATE 6. SOURCE 7. DRAIN 8. DRAIN 9. SOURCE 10. GATE 11. NO CONNECTION 12. GATE 13. SOURCE 14. DRAIN  |
|---|--|--|--|
| STYLE 5: PIN 1. GATE 2. DRAIN 3. SOURCE 4. NO CONNECTION 5. SOURCE 6. DRAIN 7. GATE 8. GATE 9. DRAIN 10. SOURCE 11. NO CONNECTION 12. SOURCE 13. DRAIN 14. GATE   | STYLE 6: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE  | STYLE 7: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE | STYLE 8: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 9. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE   |
| STYLE 9: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE | STYLE 10: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE | STYLE 11: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE                                   | STYLE 12: PIN 1. COMMON CATHODE 2. COMMON ANODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. COMMON ANODE 7. COMMON CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. ANODE/CATHODE 14. ANODE/CATHODE 14. ANODE/CATHODE |


| DOCUMENT NUMBER: | 98ASB42428B | Electronic versions are uncontrolled except when accessed directly from the Document Reposi<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |
|------------------|-------------|--|-------------|
| DESCRIPTION:     | PDIP-14     |  | PAGE 2 OF 2 |

ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



SOIC-8 NB CASE 751-07 **ISSUE AK** 

**DATE 16 FEB 2011** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

|     | MILLIMETERS |          | INC   | HES   |
|-----|-------------|----------|-------|-------|
| DIM | MIN         | MAX      | MIN   | MAX   |
| Α   | 4.80        | 5.00     | 0.189 | 0.197 |
| В   | 3.80        | 4.00     | 0.150 | 0.157 |
| С   | 1.35        | 1.75     | 0.053 | 0.069 |
| D   | 0.33        | 0.51     | 0.013 | 0.020 |
| G   | 1.27        | 1.27 BSC |       | 0 BSC |
| Н   | 0.10        | 0.25     | 0.004 | 0.010 |
| J   | 0.19        | 0.25     | 0.007 | 0.010 |
| K   | 0.40        | 1.27     | 0.016 | 0.050 |
| М   | 0 °         | 8 °      | 0 °   | 8 °   |
| N   | 0.25        | 0.50     | 0.010 | 0.020 |
| S   | 5.80        | 6.20     | 0.228 | 0.244 |

XXXXXX

AYWW


Discrete

 $\mathbb{H}$ H

AYWW


**Discrete** (Pb-Free)

## **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location = Wafer Lot = Year

XXXXXX = Specific Device Code = Assembly Location Α ww = Work Week = Work Week = Pb-Free Package = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

#### **STYLES ON PAGE 2**

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Reposi<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |  |
|------------------|-------------|--|-------------|--|--|
| DESCRIPTION:     | SOIC-8 NB   |  | PAGE 1 OF 2 |  |  |

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

### SOIC-8 NB CASE 751-07 ISSUE AK

### **DATE 16 FEB 2011**

| STYLE 1: PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR 4. EMITTER 5. EMITTER 6. BASE 7. BASE 8. EMITTER   | STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, #2 7. BASE, #1 8. EMITTER, #1               | STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1                            | STYLE 4: PIN 1. ANODE 2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE  |
|--|---|---|--|
| STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE   | 7. BASE, #1 8. EMITTER, #1  STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE  | STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd                    | STYLE 8:<br>PIN 1. COLLECTOR, DIE #1<br>2. BASE, #1<br>3. BASE, #2   |
| STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2 4. EMITTER, COMMON 5. EMITTER, COMMON 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON | STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. BIAS 2 7. INPUT 8. GROUND  | STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1   | STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN  |
| STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN  | STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN   | STYLE 15:  PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON              | STYLE 16:  PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1 |
| STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC  | STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE   | STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1   | STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN  |
| 5. RXE 6. VEE 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3. CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE 7. COMMON ANODE 8. CATHODE 6            | STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND | STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT | STYLE 24: PIN 1. BASE 2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE 6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE                                       |
| STYLE 25: PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT   | STYLE 26: PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC  | STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN  | STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V_MON 6. VBULK 7. VBULK 8. VIN   |
| STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2 5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 8. COLLECTOR, #1                        | STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1                           |   |  |


| DOCUMENT NUMBER: | 98ASB42564B | Printed versions are uncontrolled except when accessed directly from the Document Rep<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |
|------------------|-------------|--|-------------|
| DESCRIPTION:     | SOIC-8 NB   |  | PAGE 2 OF 2 |

ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.




SOIC-14 NB CASE 751A-03 ISSUE L

**DATE 03 FEB 2016** 









# MILLIMETERS DIM MIN MAX MIN MAX A 1.35 1.75 0.054 0.068


| A1 | 0.10     | 0.25 | 0.004     | 0.010 |
|----|----------|------|-----------|-------|
| АЗ | 0.19     | 0.25 | 0.008     | 0.010 |
| b  | 0.35     | 0.49 | 0.014     | 0.019 |
| D  | 8.55     | 8.75 | 0.337     | 0.344 |
| Е  | 3.80     | 4.00 | 0.150     | 0.157 |
| е  | 1.27 BSC |      | 0.050 BSC |       |
| Н  | 5.80     | 6.20 | 0.228     | 0.244 |
| h  | 0.25     | 0.50 | 0.010     | 0.019 |
| L  | 0.40     | 1.25 | 0.016     | 0.049 |
| М  | 0 °      | 7°   | 0 °       | 7°    |

5. MAXIMUM MOLD PROTRUSION 0.15 PER

NOTES:
1. DIMENSIONING AND TOLERANCING PER


ASME Y14.5M, 1994.
CONTROLLING DIMENSION: MILLIMETERS. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.

## **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code Α = Assembly Location

WL = Wafer Lot Υ = Year = Work Week WW G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator. "G" or microdot " ■". may or may not be present.

#### **STYLES ON PAGE 2**

| DOCUMENT NUMBER: | 98ASB42565B | Electronic versions are uncontrolled except when accessed directly from the Document Repos<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |
|------------------|-------------|---|-------------|--|
| DESCRIPTION:     | SOIC-14 NB  |   | PAGE 1 OF 2 |  |

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the


### SOIC-14 CASE 751A-03 ISSUE L

## DATE 03 FEB 2016

| STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE | STYLE 2:<br>CANCELLED   | STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE  | STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 9. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE  |
|---|---|---|---|
| STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE | STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE | STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON ANODE 13. ANODE/CATHODE 14. ANODE/CATHODE | STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE |

| DOCUMENT NUMBER: | 98ASB42565B | Electronic versions are uncontrolled except when accessed directly from the Document Reposit<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |
|------------------|-------------|---|-------------|--|
| DESCRIPTION:     | SOIC-14 NB  |   | PAGE 2 OF 2 |  |

ON Semiconductor and III are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



**DATE 17 FEB 2016** 

- NOTES.

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.


  3. DIMENSION A DOES NOT INCLUDE MOLD
- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  DIMENSION B DOES NOT INCLUDE
- INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL
- INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

  5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

  6. TERMINAL NUMBERS ARE SHOWN FOR DEFERENCE ONLY
- REFERENCE ONLY.
  DIMENSION A AND B ARE TO BE
- DETERMINED AT DATUM PLANE -W-.

|     | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
| DIM | MIN         | MAX  | MIN       | MAX   |
| Α   | 4.90        | 5.10 | 0.193     | 0.200 |
| В   | 4.30        | 4.50 | 0.169     | 0.177 |
| С   |             | 1.20 |           | 0.047 |
| D   | 0.05        | 0.15 | 0.002     | 0.006 |
| F   | 0.50        | 0.75 | 0.020     | 0.030 |
| G   | 0.65 BSC    |      | 0.026 BSC |       |
| Н   | 0.50        | 0.60 | 0.020     | 0.024 |
| J   | 0.09        | 0.20 | 0.004     | 0.008 |
| J1  | 0.09        | 0.16 | 0.004     | 0.006 |
| K   | 0.19        | 0.30 | 0.007     | 0.012 |
| K1  | 0.19        | 0.25 | 0.007     | 0.010 |
| L   | 6.40 BSC    |      | 0.252     | BSC   |
| М   | o°          | 8 °  | 0 °       | 8 °   |

### **GENERIC MARKING DIAGRAM\***



= Assembly Location

= Wafer Lot ٧ = Year

W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

| 1           |                         |
|-------------|-------------------------|
| 14X<br>0.36 | DIMENSIONS: MILLIMETERS |
|             |                         |

**SOLDERING FOOTPRINT** 

7.06

| DOCUMENT NUMBER: | 98ASH70246A | Electronic versions are uncontrolled except when accessed directly from the Document Repo<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |
|------------------|-------------|--|-------------|
| DESCRIPTION:     | TSSOP-14 WB |  | PAGE 1 OF 1 |

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthnoized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com **TECHNICAL SUPPORT** 

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910

ON Semiconductor Website: www.onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

For additional information, please contact your local Sales Representative