# 3.3 V 2.5 Gb/s Multi Level Clock/Data Input to CML Receiver/ Buffer/ Translator

#### Description

The NB4N11M is a differential 1-to-2 clock/data distribution/translation chip with CML output structure, targeted for high-speed clock/data applications. The device is functionally equivalent to the EP11, LVEP11, SG11 or 7L11M devices. Device produces two identical differential output copies of clock or data signal operating up to 2.5 GHz or 2.5 Gb/s, respectively. As such, NB4N11M is ideal for SONET, GigE, Fiber Channel, Backplane and other clock/data distribution applications.

Inputs accept LVPECL, CML, LVCMOS, LVTTL, or LVDS (See Table 5). The CML outputs are 16 mA open collector (See Figure 18) which requires resistor (R<sub>L</sub>) load path to V<sub>TT</sub> termination voltage. The open collector CML outputs must be terminated to V<sub>TT</sub> at power up. Differential outputs produces current–mode logic (CML) compatible levels when receiver loaded with 50  $\Omega$  or 25  $\Omega$  loads connected to 1.8 V, 2.5 V or 3.3 V supplies (see Figure 19). This simplifies device interface by eliminating a need for coupling capacitors.

The device is offered in a small 8-pin TSSOP package.

Application notes, models, and support documentation are available at www.onsemi.com.


#### **Features**

- Maximum Input Clock Frequency > 2.5 GHz
- Maximum Input Data Rate > 2.5 Gb/s
- Typically 1 ps of RMS Clock Jitter
- Typically 10 ps of Data Dependent Jitter @ 2.5 Gb/s,  $R_L = 25 \Omega$
- 420 ps Typical Propagation Delay
- 150 ps Typical Rise and Fall Times
- Operating Range:  $V_{CC}$  = 3.0 V to 3.6 V with  $V_{EE}$  = 0 V and  $V_{TT}$  = 1.8 V to 3.6 V
- Functionally Compatible with Existing 2.5 V / 3.3 V LVEL, LVEP, EP, and SG Devices
- These are Pb-Free Devices\*



#### ON Semiconductor®

http://onsemi.com



A = Assembly Location

L = Wafer Lot Y = Year W = Work Week • Pb-Free Package

(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note AND8002/D.




Figure 1. Functional Block Diagram

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 2. Pinout (Top View) and Logic Diagram

Table 1. Pin Description

Pin	Name	I/O	Description
1	Q0	CML Output	Noninverted differential output. Typically receiver terminated with 50 $\Omega$ resistor to V $_{TT}$ . Open collector CML outputs must be terminated to V $_{TT}$ at powerup.
2	Q0	CML Output	Inverted differential output. Typically receiver terminated with 50 $\Omega$ resistor to V <sub>TT</sub> . Open collector CML outputs must be terminated to V <sub>TT</sub> at powerup.
3	Q1	CML Output	Noninverted differential output. Typically receiver terminated with 50 $\Omega$ resistor to V $_{TT}$ . Open collector CML outputs must be terminated to V $_{TT}$ at powerup.
4	Q1	CML Output	Inverted differential output. Typically receiver terminated with 50 $\Omega$ resistor to V <sub>TT</sub> . Open collector CML outputs must be terminated to V <sub>TT</sub> at powerup.
5	$V_{EE}$	-	Negative supply voltage.
6	D	LVPECL, CML, HSTL, LVCMOS, LVDS, LVTTL Input	Inverted differential input.
7	D	LVPECL, CML, HSTL, LVCMOS, LVDS, LVTTL Input	Noninverted differential input.
8	V <sub>CC</sub>	-	Positive supply voltage.

**Table 2. ATTRIBUTES** 

Characteri	Value				
ESD Protection	Human Body Model Machine Model	> 1000 V > 70 V			
Moisture Sensitivity (Note 1)	8-TSSOP	Level 1			
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in			
Transistor Count	197				
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test					

<sup>1.</sup> For additional information, see Application Note AND8003/D.

**Table 3. MAXIMUM RATINGS** 

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Power Supply	V <sub>EE</sub> = −0.5 V		4	V
V <sub>EE</sub>	Negative Power Supply	V <sub>CC</sub> = +0.5 V		-4	V
VI	Positive Input Negative Input	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$V_{I} = V_{CC} + 0.4 \text{ V}$ $V_{I} = V_{EE} - 0.4 \text{ V}$	4 -4	V
Vo	Output Voltage Minimum Maximum			V <sub>EE</sub> + 600 V <sub>CC</sub> + 400	mV mV
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
θЈΑ	Thermal Resistance (Junction-to-Ambient) (Note 2)	0 lfpm 500 lfpm	TSSOP-8 TSSOP-8	190 130	°C/W °C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	1S2P (Note 2)	TSSOP-8	41 to 44	°C/W
T <sub>sol</sub>	Wave Solder	< 3 Sec @ 260°C		265	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

<sup>2.</sup> JEDEC standard multilayer board - 1S2P (1 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS, CLOCK Inputs, CML Outputs  $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{EE} = 0 \text{ V}$ ,  $T_A = -40 ^{\circ}\text{C}$  to  $+85 ^{\circ}\text{C}$ 

Symbol	Characteristic	Min	Тур	Max	Unit
I <sub>CC</sub>	Power Supply Current (Inputs and Outputs Open)		25	35	mA
R <sub>L</sub> = 50 9	Ω, V <sub>TT</sub> = 3.6 V to 2.5 V				
V <sub>OH</sub>	Output HIGH Voltage (Note 3)	V <sub>TT</sub> – 60	V <sub>TT</sub> – 10	V <sub>TT</sub>	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)	V <sub>TT</sub> – 1100	V <sub>TT</sub> – 800	V <sub>TT</sub> – 640	mV
V <sub>OD</sub>	Differential Output Voltage Magnitude	640	780	1000	mV
R <sub>L</sub> = 25 9	$\Omega_{\rm V}$ V <sub>TT</sub> = 3.6 V to 2.5 V $\pm 5\%$				
V <sub>OH</sub>	Output HIGH Voltage (Note 3)	V <sub>TT</sub> – 60	V <sub>TT</sub> – 10	V <sub>TT</sub>	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)	V <sub>TT</sub> – 550	V <sub>TT</sub> – 400	V <sub>TT</sub> – 320	mV
V <sub>OD</sub>	Differential Output Voltage Magnitude	320	390	500	mV
R <sub>L</sub> = 50 9	$\Omega$ , V <sub>TT</sub> = 1.8 V ±5%		•		
V <sub>OH</sub>	Output HIGH Voltage (Note 3)	V <sub>TT</sub> – 170	V <sub>TT</sub> – 10	V <sub>TT</sub>	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)	V <sub>TT</sub> – 1100	V <sub>TT</sub> – 800	V <sub>TT</sub> – 640	mV
V <sub>OD</sub>	Differential Output Voltage Magnitude	570	780	1000	mV
R <sub>L</sub> = 25 9	$\Omega$ , V <sub>TT</sub> = 1.8 V ±5%				
V <sub>OH</sub>	Output HIGH Voltage (Note 3)	V <sub>TT</sub> – 85	V <sub>TT</sub> – 10	V <sub>TT</sub>	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)	V <sub>TT</sub> – 500	V <sub>TT</sub> – 400	V <sub>TT</sub> – 320	mV
V <sub>OD</sub>	Differential Output Voltage Magnitude	285	390	500	mV
DIFFERE	ENTIAL INPUT DRIVEN SINGLE-ENDED (Figures 14 and 16)				
V <sub>th</sub>	Input Threshold Reference Voltage Range (Note 5)	V <sub>EE</sub>		V <sub>CC</sub>	mV
V <sub>IH</sub>	Single-ended Input HIGH Voltage	V <sub>th</sub> + 100		V <sub>CC</sub> + 400	mV
V <sub>IL</sub>	Single-ended Input LOW Voltage	V <sub>EE</sub> - 400		V <sub>th</sub> – 100	mV
DIFFERE	ENTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 15 and 17)				
$V_{IHD}$	Differential Input HIGH Voltage	V <sub>EE</sub>		V <sub>CC</sub> + 400	mV
V <sub>ILD</sub>	Differential Input LOW Voltage	V <sub>EE</sub> - 400		V <sub>CC</sub> – 100	mV
$V_{CMR}$	Input Common Mode Range (Differential Configuration)	V <sub>EE</sub>		V <sub>CC</sub>	mV
V <sub>ID</sub>	Differential Input Voltage Magnitude ( V <sub>IHD</sub> - V <sub>ILD</sub>  ) (Note 7)	100		V <sub>CC</sub> – V <sub>EE</sub>	mV
C <sub>IN</sub>	Input Capacitance (Note 7)		1.5		pF

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 3. CML outputs require  $R_L$  receiver termination resistors to  $V_{TT}$  for proper operation. Outputs must be connected through  $R_L$  to  $V_{TT}$  at power up. The outputs require H<sub>L</sub> receiver termination resistors to V<sub>TT</sub> for proper operation. up. The output parameters vary 1:1 with V<sub>TT</sub>.
  Input parameters vary 1:1 with V<sub>CC</sub>.
  V<sub>th</sub> is applied to the complementary input when operating in single–ended mode.
  V<sub>CMR</sub> (MIN) varies 1:1 with V<sub>EE</sub>, V<sub>CMR</sub> max varies 1:1 with V<sub>CC</sub>.
  Parameter guaranteed by design and evaluation but not tested in production.

Table 5. AC CHARACTERISTICS V<sub>CC</sub> = 3.0 V to 3.6 V, V<sub>EE</sub> = 0 V; (Note 8)

		-40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>OUTPP</sub>		550 400 150	660 640 400		550 400 150	660 640 400		550 400 150	660 640 400		mV
V <sub>OUTPP</sub>		280 280 100	370 360 300		280 280 100	370 360 400		280 280 100	370 360 400		mV
f <sub>DATA</sub>	Maximum Operating Data Rate	1.5	2.5		1.5	2.5		1.5	2.5		Gb/s
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Output Differential @ 0.5 GHz	300	420	600	300	420	600	300	420	600	ps
t <sub>SKEW</sub>	Duty Cycle Skew (Note 9) Within Device Skew Device to Device Skew (Note 13)		2 5 20	20 25 100		2 5 20	20 25 100		2 5 20	20 25 100	ps
<b>UITTER</b>	RMS Random Clock Jitter $R_L=50~\Omega$ and $R_L=25~\Omega$ (Note 11) $f_{in}=750~MHz$ $f_{in}=1.5~GHz$ $f_{in}=2.5~GHz$ Peak-to-Peak Data Dependent Jitter $R_L=50~\Omega$ (Note 12) $f_{DATA}=1.5~Gb/s$ (Note 12) $f_{DATA}=2.5~Gb/s$ Peak-to-Peak Data Dependent Jitter $R_L=25~\Omega$ $f_{DATA}=1.5~Gb/s$ (Note 12) $f_{DATA}=2.5~Gb/s$ (Note 12) $f_{DATA}=2.5~Gb/s$		1 1 1 15 20 5 10	3 3 3 55 85 35		1 1 1 15 20 5 10	3 3 3 55 85 35		1 1 1 15 20 5 10	3 3 3 55 85 35	ps
V <sub>INPP</sub>	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 10)	100			100			100			mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times @ 0.5 GHz Q, Q (20% - 80%)		150	300		150	300		150	300	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 8. Measured by forcing  $V_{INPP}$  (MIN) from a 50% duty cycle clock source. All output loaded with an external  $R_L$  = 50  $\Omega$  and  $R_L$  = 25  $\Omega$  to  $V_{TT}$ . Outputs must be connected through R<sub>L</sub> to V<sub>TT</sub> at power up. Input edge rates 150 ps (20% – 80%).

  9. Duty cycle skew is measured between differential outputs using the deviations of the sum of T<sub>pw</sub> and T<sub>pw+</sub> @ 0.5 GHz.

  10. V<sub>INPP</sub> (MAX) cannot exceed V<sub>CC</sub> – V<sub>EE</sub>. Input voltage swing is a single-ended measurement operating in differential mode.

- 11. Additive RMS jitter with 50% duty cycle clock signal.
- 12. Additive peak-to-peak data dependent jitter with input NRZ data signal (PRBS 2<sup>23</sup>-1).
- 13. Device to device skew is measured between outputs under identical transition @ 0.5 GHz.




Figure 3. Output Voltage Amplitude (V<sub>OUTPP</sub>) versus Input Clock Frequency (f<sub>IN</sub>) at Ambient Temperature (Typical)





Figure 4. Data Dependent Jitter vs. Frequency and Temperature ( $V_{CC}$  –  $V_{EE}$  = 3.3 V;  $V_{TT}$  = 3.3 V @ 25°C;  $V_{IN}$  = 100 mV; PRBS  $2^{23}$ –1;  $R_L$  = 50  $\Omega$ )



TEMPERATURE (°C) Figure 6. Typical Propagation Delay vs. Temperature ( $V_{CC}$  –  $V_{EE}$  = 3.3 V;  $V_{TT}$  = 3.3 V @ 25°C;  $V_{in}$  = 100 mV;  $R_L$  = 50  $\Omega$ )





Figure 5. Data Dependent Jitter vs. Frequency and Temperature ( $V_{CC}$  –  $V_{EE}$  = 3.3 V;  $V_{TT}$  = 3.3 V @ 25°C;  $V_{IN}$  = 100 mV; PRBS  $2^{23}$ –1;  $R_L$  = 25  $\Omega$ )



 $\label{eq:local_potential} \begin{array}{l} \text{INPUT OFFSET VOLTAGE (V)} \\ \textbf{Figure 7. Typical Propagation Delay vs. Input} \\ \textbf{Offset Voltage (V}_{CC} - V_{EE} = 3.3 \text{ V; V}_{TT} = 3.3 \text{ V} \\ \textbf{@ 25°C; V}_{in} = 100 \text{ mV R}_{L} = 50 \ \Omega) \\ \end{array}$ 




Figure 8. Supply Current vs. Temperature




Figure 9. Typical Differential Output Waveform at 750 Mb/s (R<sub>L</sub> = 50  $\Omega$  Left Plot, R<sub>L</sub> = 25  $\Omega$  Right Plot, V<sub>in</sub> = 100 mV, System DDJ = 24 ps)




Figure 10. Typical Differential Output Waveform 1.5 Gb/s (R<sub>L</sub> = 50  $\Omega$  Left Plot, R<sub>L</sub> = 25  $\Omega$  Right Plot, V<sub>in</sub> = 100 mV, System DDJ = 25 ps)




Figure 11. Typical Differential Output Waveform 2.5 Gb/s (R<sub>L</sub> = 50  $\Omega$  Left Plot, R<sub>L</sub> = 25  $\Omega$  Right Plot, V<sub>in</sub> = 100 mV, System DDJ = 24 ps)




Figure 12. AC Reference Measurement




Figure 13. Typical Termination for Output Driver and Device Evaluation




Figure 14. Differential Input Driven Single-Ended




Figure 15. Differential Inputs Driven Differentially




Figure 16. V<sub>th</sub> Diagram




Figure 17. V<sub>CMR</sub> Diagram




Figure 18. CML Input and Output Structure




Figure 19. Typical Examples of the Application Interface

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NB4N11MDTG	TSSOP-8 (Pb-Free)	100 Units / Rail
NB4N11MDTR2G	TSSOP-8 (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ECLinPS is a trademark of Semiconductor Components INdustries, LLC (SCILLC).








#### **TSSOP 8 CASE 948R-02 ISSUE A**

#### **DATE 04/07/2000**

## SCALE 2:1







**DETAIL E** 

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH. OR GATE BURRS SHALL NOT EXCEED 0.15
- (0.006) PER SIDE.
  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
  5. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
  6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	2.90	3.10	0.114	0.122		
В	2.90	3.10	0.114	0.122		
С	0.80	1.10	0.031	0.043		
D	0.05	0.15	0.002	0.006		
F	0.40	0.70	0.016	0.028		
G	0.65	BSC	0.026 BSC			
K	0.25	0.40	0.010	0.016		
L	4.90	BSC	0.193 BSC			
М	0°	6 °	0° 6°			

DOCUMENT NUMBER:	98AON00236D	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	TSSOP 8		PAGE 1 OF 1			

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthnoized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com **TECHNICAL SUPPORT** 

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910

ON Semiconductor Website: www.onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

For additional information, please contact your local Sales Representative