# **LC79430KNE**

# CMOS LSI Dot-Matrix LCD Drivers



#### Overview

The LC79430KNE is a large-scale dot matrix LCD common driver LSI. The LC79430KNE contains an 80-bit bidirectional shift register and is equipped with a 4-level LCD driver. The input/output pins for cascade connection can be used to further increase the IC's number of bits. The LC79430KNE can be used in conjunction with segment driver LC79401KNE (QIP100E) to drive a wide-screen LCD panel.

### Features

- On-chip LCD drive circuit (80 bits)
- Display duty selection ranging from 1/64 to 1/256
- On-chip input/output pins support a further increases in bit number
- Supports externally supplied bias voltage
- On-chip 80-bit bidirectional shift register (supports 40-bit × 2 division)
- Supports single mode (80-bit shift register) and dual mode (40-bit × 2 shift register) applications
  - $(1) 01 \rightarrow 080$  Single mode

 $(2) 080 \rightarrow 01 \qquad \text{J} \qquad \text{Single}$ 

- $(3) O1 \rightarrow O40 \text{ and } O41 \rightarrow O80$ (4) O80 \rightarrow O41 \text{ and } O40 \rightarrow O1 Cual mode
- All four of the shift direction selection listed above all supported
- Operating power supply voltage/operating temperature include
  - $V_{DD}$  (Logic section) : 2.7 to 5.5V/-20 to +85°C
  - $V_{DD}$ - $V_{EE}$  (LCD section) : 12 to 32V/-20 to +85°C
- CMOS process
- 100-pin flat plastic package (QIP100E)

#### **Specifications**

#### Absolute Maximum Ratings at $Ta = 25 \pm 2^{\circ}C$ , $V_{SS} = 0V$

Parameter	Symbol	Conditions	Ratings	unit
Maximum supply voltage (Logic)	V <sub>DD</sub> max		-0.3 to +7.0	V
Maximum supply voltage (LCD)	V <sub>DD</sub> -V <sub>EE</sub> max	*1	0 to 35	V
Maximum input voltage	V <sub>I</sub> max		-0.3 to V <sub>DD</sub> +0.3	V
Storage temperature	Tstg		-40 to +125	°C

Note \*1 The following relations between elements should be maintained: V<sub>DD</sub>≥V1>V2>V5>V<sub>EE</sub>, V<sub>DD</sub>-V2≤7V, V5-V<sub>EE</sub>≤7V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### Parameter Symbol Conditions min typ max unit Supply voltage (Logic) VDD 2.7 5.5 V \*2, 3 V Supply voltage (LCD) 12 32 VDD-VEE DIO1, DIO80, CP, M, DMIN, MODE, Input high level voltage VIH V 0.8V<sub>DD</sub> RS/LS. DISPOFF DIO1, DIO80, CP, M, DMIN, MODE, Input low level voltage VIL 0.2V<sub>DD</sub> V RS/LS. DISPOFF CP Shift clock CP MHz 1 fCP CP CP pulse width 63 ns twc $\text{DIO1}\rightarrow\text{CP},\,\text{DIO80}\rightarrow\text{CP},$ Setup time 100 ns <sup>t</sup>SETUP $\mathsf{DMIN}\to\mathsf{CP}$ Hold time $\text{DIO1}\rightarrow\text{CP},\,\text{DIO80}\rightarrow\text{CP},$ 100 ns <sup>t</sup>HOLD $\mathsf{DMIN}\to\mathsf{CP}$ CP rise time CP 50 t<sub>R</sub> ns CP CP fall time 50 ns tF

Allowable Operating Ranges at Ta = -20 to  $+85^{\circ}C$ ,  $V_{SS} = 0V$ 

Note \*2 The following relations between elements should be maintained: V<sub>DD</sub>≥V1>V2>V5>V<sub>EE</sub>, V<sub>DD</sub>-V2≤7V, V5-V<sub>EE</sub>≤7V

\*3 When the power supply is turned on, power to the LCD driver is turned on after or simultaneously with the turning on of the logic section's power supply. When the power supply is turned off, the logic power supply is turned off after or at the same time the LCD driver power supply is turned off.

Parameter	Symbol	Conditions	min	typ	max	unit
Input high level current		V <sub>IN</sub> =V <sub>DD</sub> , V <sub>DD</sub> =5.5V, DIO1, DIO80, CP, M, DMIN, MODE, RS/LS, DISPOFF			1	μA
Input low level current	Ι <sub>ΙL</sub>	V <sub>IN</sub> =V <sub>SS</sub> , V <sub>DD</sub> =5.5V, DIO1, DIO80, CP, M, DMIN, MODE, RS/LS, DISPOFF	-1			μA
Output high level voltage	VOH	I <sub>OH</sub> =-0.4mA, DIO1, DIO80	V <sub>DD</sub> -0.4			V
Output low level voltage	V <sub>OL</sub>	I <sub>OL</sub> =0.4mA, DIO1, DIO80			0.4	V
Driver on resistance	R <sub>ON</sub> (1)	V <sub>DD</sub> -V <sub>EE</sub> =30V,  V <sub>DE</sub> -V <sub>O</sub>  =0.5V V <sub>DD</sub> =4.5V, O1 to O80 *4			1.0	kΩ
	R <sub>ON</sub> (2)	V <sub>DD</sub> -V <sub>EE</sub> =20V,  V <sub>DE</sub> -V <sub>O</sub>  =0.5V V <sub>DD</sub> =4.5V, O1 to O80 *4			1.0	kΩ
Consumable current drain (1)	I <sub>SS</sub>	V <sub>DD</sub> -V <sub>EE</sub> =30V, CP=14kHz no-load, V <sub>DD</sub> =5.5V ; V <sub>SS</sub>			100	μA
Consumable current drain (2)	IEE	V <sub>DD</sub> -V <sub>EE</sub> =30V, CP=14kHz no-load, V <sub>DD</sub> =5.5V ; V <sub>EE</sub>			100	μΑ
Input capacitance	CI	f=1MHz ; CP		8		pF

#### Electrical Characteristics at $Ta = 25 \pm 2^{\circ}C$ , $V_{DD} = 2.7$ to 5.5V


Note \*4  $V_{DE} = V1$  or V2 or V5 or V<sub>EE</sub>,  $V1 = V_{DD}$ , V2 = 16/17 ( $V_{DD}-V_{EE}$ ), V5 = 1/17 ( $V_{DD}-V_{EE}$ )

#### Switching Characteristics at Ta = $25\pm2^{\circ}$ C, V<sub>SS</sub> = 0V, V<sub>DD</sub> = 2.7 to 5.5V


Parameter	Symbol	Conditions	min	typ	max	unit
Output delay time	<sup>t</sup> PLH	CL=15pF ; CP $\rightarrow$ DIO1, CP $\rightarrow$ DIO80			250	ns
	<sup>t</sup> PHL	$CL=15pF \text{ ; } CP \rightarrow DIO1 \text{, } CP \rightarrow DIO80$			250	ns

#### Package Dimensions

unit:mm (typ) 3151A




#### **Pin Assignment**



Top view

# Equivalent Circuit Block Diagram




## LC79430KNE


Pin Fun	ction										
Pin No	Symbol	I/O				Function					
90	V <sub>DD</sub>										
92	V <sub>SS</sub>	Supply		V <sub>DD</sub> -V <sub>SS</sub> : Logic power supply V <sub>DD</sub> -V <sub>EE</sub> : LCD drive circuit power supply							
84	VEE	Ī	VDD-VEE · L								
87	V1		LCD drive lev	LCD drive level power supply V1, V <sub>EE</sub> : Selected level							
86	V2	Supply	V1, V <sub>EE</sub> : Se								
85	V5	1	V2, V5 : Uns	V2, V5 : Unselected level							
96	CP	I	Bidirectional	Bidirectional shift register shift clock (falling edge trigger)							
			MODE	RS/LS	Data Tran	sfer Direction	DIO1	DIO80	DMIN		
98	DIO1	I/O	L	L (Shift right)			IN	OUT	*		
82	DIO80	I/O	(Single)	H (Shift left)	O1 → O80		OUT	IN	*		
			(0	TT (Offictient)	$\begin{array}{c c} \text{left} & \text{O80} \rightarrow \text{O1} \\ \hline & \text{O1} \rightarrow \text{O40} \end{array}$		001	IIN			
91	RS/LS	I		L (Shift right)	L (Shift right) $O1 \rightarrow O1$		IN	OUT	IN		
95 97	95 MODE 97 DMIN		H (Dual)			→ 000 → 041			+		
97 DIVIIN	Divin	I	()	H (Shift left)			OUT	IN	IN		
			* Don't care (May be set to either "H" or "L")								
94	м	I		LCD drive output alternation signal							
89	DISPOFF	I	01 to 080 ou	O1 to O80 output controlling input pins.							
1	01	01	LCD drive outputs The output levels are determined by the combination of the output the data, The M signal, and the DISPOFF pin as shown in the table.								
			M		Data DISPOFF			Output			
			L		L	н		V2			
			L		н н		V <sub>EE</sub>				
			Н		L	Н		V5			
			Н		н н		V1				
			*		*	L		V1			
i	i		* Don't care (	* Don't care (May be set to either "H" or "L")							
80	O80										
81	-										
83	-										
88	NC	-	Must be left open.								
93											
99											
100											

#### LC79430KNE

#### Application Example (LC79401KNE/LC79430KNE)



#### **Switching Characteristics Diagram**



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affimative Action Employer. This literature is subject to all applicable copyright aws and is not for resale in any manner.