## MC74HC4046A

## Phase-Locked Loop

## High-Performance Silicon-Gate CMOS

The MC74HC4046A is similar in function to the MC14046 Metal gate CMOS device. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC4046A phase-locked loop contains three phase comparators, a voltage-controlled oscillator (VCO) and unity gain op-amp $\mathrm{DEM}_{\text {OUT }}$. The comparators have two common signal inputs, $\mathrm{COMP}_{\text {IN }}$, and SIG $_{\text {IN }}$. Input $\mathrm{SIG}_{\text {IN }}$ and COMP $_{\text {IN }}$ can be used directly coupled to large voltage signals, or indirectly coupled (with a series capacitor to small voltage signals). The self-bias circuit adjusts small voltage signals in the linear region of the amplifier. Phase comparator 1 (an exclusive OR gate) provides a digital error signal PC1 OUT and maintains 90 degrees phase shift at the center frequency between SIG $_{\text {IN }}$ and COMP $_{\text {IN }}$ signals (both at $50 \%$ duty cycle). Phase comparator 2 (with leading-edge sensing logic) provides digital error signals $\mathrm{PC} 2_{\text {OUT }}$ and $\mathrm{PCP}_{\text {OUT }}$ and maintains a 0 degree phase shift between SIG $_{\text {IN }}$ and $\mathrm{COMP}_{\text {IN }}$ signals (duty cycle is immaterial). The linear VCO produces an output signal $\mathrm{VCO}_{\text {OUT }}$ whose frequency is determined by the voltage of input $\mathrm{VCO}_{\text {IN }}$ signal and the capacitor and resistors connected to pins $\mathrm{C} 1 \mathrm{~A}, \mathrm{C} 1 \mathrm{~B}, \mathrm{R} 1$ and R 2 . The unity gain op-amp output $\mathrm{DEM}_{\text {OUT }}$ with an external resistor is used where the $\mathrm{VCO}_{\text {IN }}$ signal is needed but no loading can be tolerated. The inhibit input, when high, disables the VCO and all op-amps to minimize standby power consumption.

Applications include FM and FSK modulation and demodulation, frequency synthesis and multiplication, frequency discrimination, tone decoding, data synchronization and conditioning, voltage-to-frequency conversion and motor speed control.

## Features

- Output Drive Capability: 10 LSTTL Loads
- Low Power Consumption Characteristic of CMOS Devices
- Operating Speeds Similar to LSTTL
- Wide Operating Voltage Range: 3.0 to 6.0 V
- Low Input Current: $1.0 \mu \mathrm{~A}$ Maximum (except SIG $_{\text {IN }}$ and COMP $_{\text {IN }}$ )
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Low Quiescent Current: $80 \mu \mathrm{~A}$ Maximum (VCO disabled)
- High Noise Immunity Characteristic of CMOS Devices
- Diode Protection on all Inputs
- Chip Complexity: 279 FETs or 70 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring

Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable

- These Devices are Pb -Free, Halogen Free and are RoHS Compliant

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com


MARKING DIAGRAMS


16月日B (
HC40 46A ALYW

1 theneme TSSOP-16

A = Assembly Location
L, WL = Wafer Lot
Y, YY = Year
W, WW = Work Week
G or • = Pb-Free Package
(Note: Microdot may be in either location)

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.

## MC74HC4046A

| Pin No. | Symbol | Name and Function |
| :---: | :---: | :---: |
| 1 | PCPout | Phase Comparator Pulse Output |
| 2 | PC1out | Phase Comparator 1 Output |
| 3 | COMP ${ }_{\text {IN }}$ | Comparator Input |
| 4 | VCOOUT | VCO Output |
| 5 | INH | Inhibit Input |
| 6 | C1A | Capacitor C1 Connection A |
| 7 | C1B | Capacitor C1 Connection B |
| 8 | GND | Ground (0 V) V SS |
| 9 | $\mathrm{VCO}_{\text {IN }}$ | VCO Input |
| 10 | DEMOUT | Demodulator Output |
| 11 | R1 | Resistor R1 Connection |
| 12 | R2 | Resistor R2 Connection |
| 13 | PC2out | Phase Comparator 2 Output |
| 14 | SIGIN | Signal Input |
| 15 | PC3OUT | Phase Comparator 3 Output |
| 16 | $\mathrm{V}_{\mathrm{CC}}$ | Positive Supply Voltage |

## MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {in }}$ | DC Input Voltage (Referenced to GND) | -1.5 to $\mathrm{V}_{\mathrm{CC}}+1.5$ | V |
| $\mathrm{~V}_{\text {out }}$ | DC Output Voltage (Referenced to GND) | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\text {in }}$ | DC Input Current, per Pin | $\pm 20$ | mA |
| $\mathrm{I}_{\text {out }}$ | DC Output Current, per Pin | $\pm 25$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | DC Supply Current, $\mathrm{V}_{\mathrm{CC}}$ and GND Pins | $\pm 50$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation in Still Air $\quad$ SOIC Packaget | 500 | mW |
| $\mathrm{~T}_{\text {stg }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature, 1 mm from Case for 10 Seconds |  |  |
| SOIC Packaget |  |  |  |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $V_{\text {out }}$ should be constrained to the range $\mathrm{GND} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{CC}}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $\mathrm{V}_{\mathrm{CC}}$ ). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
†Derating: SOIC Package: $-7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$
RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage (Referenced to GND) | 3.0 | 6.0 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | DC Supply Voltage (Referenced to GND) NON-VCO | 2.0 | 6.0 | V |
| $\mathrm{~V}_{\text {in }}, \mathrm{V}_{\text {out }}$ | DC Input Voltage, Output Voltage (Referenced to GND) | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature, All Package Types | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time |  | $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ | 0 |
|  | (Pin 5) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 0 | 1000 |
|  |  | 500 | ns |  |
|  |  | $\mathrm{~V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ | 0 | 400 |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.
[Phase Comparator Section]
DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| Symbol | Parameter | Test Conditions | $\underset{\mathrm{V}}{\mathrm{v}_{\mathrm{cc}}}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -55 to $25^{\circ} \mathrm{C}$ | $\leq 85^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High-Level Input <br> Voltage DC Coupled <br> SIG $_{\text {IN }}$, COMPIN $^{\text {IN }}$ | $\begin{aligned} & \mathrm{V}_{\text {out }}=0.1 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \\ & \mid l_{\text {lout }} \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{gathered} \hline 1.5 \\ 3.15 \\ 4.2 \end{gathered}$ | $\begin{gathered} \hline 1.5 \\ 3.15 \\ 4.2 \end{gathered}$ | $\begin{gathered} \hline 1.5 \\ 3.15 \\ 4.2 \end{gathered}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Maximum Low-Level Input Voltage DC Coupled SIG $_{\text {IN }}$, COMPIN $^{\prime}$ | $\begin{aligned} & \mathrm{V}_{\text {out }}=0.1 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \\ & \mid l_{\text {lout }} \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{gathered} \hline 0.5 \\ 1.35 \\ 1.8 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0.5 \\ 1.35 \\ 1.8 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0.5 \\ 1.35 \\ 1.8 \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High-Level Output Voltage PCP out, PCnout | $\begin{aligned} & V_{\text {in }}=V_{\text {IH }} \text { or } V_{\text {IL }} \\ & \mid l_{\text {outt }} \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \hline 1.9 \\ & 4.4 \\ & 5.9 \end{aligned}$ | $\begin{aligned} & \hline 1.9 \\ & 4.4 \\ & 5.9 \end{aligned}$ | $\begin{aligned} & \hline 1.9 \\ & 4.4 \\ & 5.9 \end{aligned}$ | V |
|  |  | $\begin{aligned} & \begin{array}{l} \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ \mid \\|_{\text {out }} \leq 4.0 \mathrm{~mA} \\ \left\|\left.\right\|_{\text {out }} \leq 5.2 \mathrm{~mA}\right. \end{array} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 3.98 \\ & 5.48 \end{aligned}$ | $\begin{array}{r} 3.84 \\ 5.34 \\ \hline \end{array}$ | $\begin{aligned} & 3.7 \\ & 5.2 \end{aligned}$ |  |
| VoL | Maximum Low-Level Output Voltage Qa-Qh PCP OUT, $\mathrm{PCn}_{\text {OUT }}$ | $\begin{aligned} & \mathrm{V}_{\text {out }}=0.1 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \\ & \mathrm{l}_{\text {out }} \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | V |
|  |  | $\begin{aligned} & V_{\text {in }}=\mathrm{V}_{1 \mathrm{H}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \\|_{\text {out }} \leq 4.0 \mathrm{~mA} \\ & \left.\right\|_{l_{\text {out }}} \leq 5.2 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 0.26 \\ & 0.26 \end{aligned}$ | $\begin{aligned} & 0.33 \\ & 0.33 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ |  |
| $1{ }_{\text {in }}$ | Maximum Input Leakage Current SIG $_{\text {IN }}$, COMP $_{\text {IN }}$ | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {CC }}$ or GND | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{gathered} \pm 3.0 \\ \pm 7.0 \\ \pm 18.0 \\ \pm 30.0 \end{gathered}$ | $\begin{gathered} \pm 4.0 \\ \pm 9.0 \\ \pm 23.0 \\ \pm 38.0 \end{gathered}$ | $\begin{gathered} \pm 5.0 \\ \pm 11.0 \\ \pm 27.0 \\ \pm 45.0 \end{gathered}$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{0}$ | Maximum Three-State Leakage Current PC2OUT | Output in High-Impedance State $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ <br> $V_{\text {out }}=V_{\text {CC }}$ or GND | 6.0 | $\pm 0.5$ | $\pm 5.0$ | $\pm 10$ | $\mu \mathrm{A}$ |
| $I_{\text {cc }}$ | Maximum Quiescent Supply Current (per Package) (VCO disabled) Pins 3,5 and 14 at $V_{C C}$ <br> Pin 9 at GND; Input Leakage at Pins 3 and 14 to be excluded | $\begin{aligned} & \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{CC}} \text { or GND } \\ & \\|_{\text {out }}=0 \mu \mathrm{~A} \end{aligned}$ | 6.0 | 4.0 | 40 | 160 | $\mu \mathrm{A}$ |

[Phase Comparator Section]
AC ELECTRICAL CHARACTERISTICS ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6.0 \mathrm{~ns}$ )

| Symbol | Parameter | $\mathrm{v}_{\mathrm{cc}}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -55 to $25^{\circ} \mathrm{C}$ | $\leq 85^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $\begin{aligned} & \text { tpLH, } \\ & \mathrm{t}_{\text {PHL }} \end{aligned}$ | Maximum Propagation Delay, $\mathrm{SIG}_{\text {IN }} / \mathrm{COMP}_{\text {IN }}$ to $\mathrm{PC}_{\text {OUT }}$ (Figure 1) | $\begin{aligned} & \hline 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \hline 175 \\ & 35 \\ & 30 \end{aligned}$ | $\begin{gathered} 220 \\ 44 \\ 37 \end{gathered}$ | $\begin{gathered} 265 \\ 53 \\ 45 \end{gathered}$ | ns |
| $\begin{aligned} & \text { tpLH, } \\ & \text { tpHL }^{2} \end{aligned}$ | Maximum Propagation Delay, SIG $_{\text {IN }} /$ COMP $_{\text {IN }}$ to PCP (Figure 1) | $\begin{aligned} & \hline 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{gathered} \hline 340 \\ 68 \\ 58 \end{gathered}$ | $\begin{aligned} & 425 \\ & 85 \\ & 72 \end{aligned}$ | $\begin{gathered} 510 \\ 102 \\ 87 \end{gathered}$ | ns |
| $\mathrm{t}_{\mathrm{tLH}},$ $\mathrm{t}_{\mathrm{PHL}}$ | Maximum Propagation Delay, SIG $_{\text {IN }} /$ COMP $_{\text {IN }}$ to $\mathrm{PC}_{\text {OUT }}$ (Figure 1) | $\begin{aligned} & \hline 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{gathered} 270 \\ 54 \\ 46 \end{gathered}$ | $\begin{gathered} \hline 340 \\ 68 \\ 58 \end{gathered}$ | $\begin{gathered} \hline 405 \\ 81 \\ 69 \end{gathered}$ | ns |
| $\begin{aligned} & \text { tpLZ, } \\ & t_{\text {PHZ }} \end{aligned}$ | Maximum Propagation Delay, SIG $_{\mathbb{N}} /$ COMP $_{\text {IN }}$ Output Disable Time to PC2out (Figures 2 and 3) | $\begin{aligned} & \hline 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{gathered} 200 \\ 40 \\ 34 \end{gathered}$ | $\begin{gathered} 250 \\ 50 \\ 43 \end{gathered}$ | $\begin{gathered} 300 \\ 60 \\ 51 \end{gathered}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{tPZH}}, \\ & \mathrm{t}_{\text {PZL }} \end{aligned}$ | Maximum Propagation Delay, SIG $_{\text {IN }} /$ COMP $_{\text {IN }}$ Output Enable Time to PC2out (Figures 2 and 3) | $\begin{aligned} & \hline 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{gathered} \hline 230 \\ 46 \\ 39 \end{gathered}$ | $\begin{gathered} 290 \\ 58 \\ 49 \end{gathered}$ | $\begin{gathered} \hline 345 \\ 69 \\ 59 \end{gathered}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{TLLH}}, \\ & \mathrm{t}_{\mathrm{TH}} \end{aligned}$ | Maximum Output Transition Time (Figure 1) | $\begin{aligned} & \hline 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 75 \\ & 15 \\ & 13 \end{aligned}$ | $\begin{aligned} & 95 \\ & 19 \\ & 16 \end{aligned}$ | $\begin{aligned} & \hline 110 \\ & 22 \\ & 19 \end{aligned}$ | ns |

[VCO Section]
DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| Symbol | Parameter | Test Conditions | $\begin{gathered} \mathrm{v}_{\mathrm{cc}} \\ \mathrm{~V} \end{gathered}$ | Guaranteed Limit |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -55 to $25^{\circ} \mathrm{C}$ |  | $\leq 85^{\circ} \mathrm{C}$ |  | $\leq 125^{\circ} \mathrm{C}$ |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High-Level Input Voltage INH | $\begin{aligned} & \mathrm{V}_{\text {out }}=0.1 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \\ & \left.\right\|_{\text {out }} \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{gathered} \hline 2.1 \\ 3.15 \\ 4.2 \end{gathered}$ |  | $\begin{gathered} \hline 2.1 \\ 3.15 \\ 4.2 \\ \hline \end{gathered}$ |  | $\begin{gathered} 2.1 \\ 3.15 \\ 4.2 \end{gathered}$ |  | V |
| $\mathrm{V}_{\text {IL }}$ | Maximum Low-Level Input Voltage INH | $\begin{aligned} & \mathrm{V}_{\text {out }}=0.1 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \\ & \mathrm{l}_{\text {out }} \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{gathered} \hline 0.90 \\ 1.35 \\ 1.8 \end{gathered}$ |  | $\begin{gathered} \hline 0.9 \\ 1.35 \\ 1.8 \end{gathered}$ |  | $\begin{gathered} \hline 0.9 \\ 1.35 \\ 1.8 \end{gathered}$ |  | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High-Level Output Voltage VCOOUT | $\begin{aligned} & \begin{array}{l} \mathrm{V}_{\text {n }}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ \mid \mathrm{I}_{\text {out }} \leq 20 \mu \mathrm{~A} \end{array} \end{aligned}$ | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \hline 1.9 \\ & 4.4 \\ & 5.9 \end{aligned}$ |  | $\begin{aligned} & \hline 1.9 \\ & 4.4 \\ & 5.9 \end{aligned}$ |  | $\begin{aligned} & 1.9 \\ & 4.4 \\ & 5.9 \end{aligned}$ |  | V |
|  |  | $\begin{aligned} & \begin{array}{l} \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ \\|_{\text {outt }} \leq 4.0 \mathrm{~mA} \\ \left.\right\|_{\text {out }} \leq 5.2 \mathrm{~mA} \end{array} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 3.98 \\ & 5.48 \end{aligned}$ |  | $\begin{array}{r} 3.84 \\ 5.34 \\ \hline \end{array}$ |  | $\begin{aligned} & 3.7 \\ & 5.2 \end{aligned}$ |  |  |
| $\mathrm{V}_{\text {OL }}$ | Maximum Low-Level Output Voltage VCOOUT | $\begin{aligned} & \mathrm{V}_{\text {out }}=0.1 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \\ & \left.\right\|_{\text {out }} \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 6.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ |  | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ |  | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ |  | V |
|  |  | $\begin{aligned} & \begin{array}{l} \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ \left.\right\|_{\text {outt }} \leq 4.0 \mathrm{~mA} \\ \left.\right\|_{\text {out }} \leq 5.2 \mathrm{~mA} \end{array} \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 0.26 \\ & 0.26 \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 0.33 \\ 0.33 \\ \hline \end{array}$ |  | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ |  |  |
| $\mathrm{l}_{\text {in }}$ | Maximum Input Leakage Current INH, VCOIN | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {cc }}$ or GND | 6.0 | 0.1 |  | 1.0 |  | 1.0 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{INH}=\mathrm{V}_{\text {IL }}$ |  | Min | Max | Min | Max | Min | Max | V |
| $\mathrm{V}_{\mathrm{Vco}} \mathrm{IN}$ | Operating Voltage Range at $\mathrm{VCO}_{\text {IN }}$ over the range specified for R1; For linearity see Fig. 15A, Parallel value of R1 and R2 should be $>2.7 \mathrm{k} \Omega$ |  | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 2.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 2.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \hline 1.0 \\ & 2.5 \\ & 4.0 \end{aligned}$ |  |
| R1 | Resistor Range |  | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \hline 3.0 \\ & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 300 \\ & 300 \\ & 300 \end{aligned}$ | $\begin{aligned} & \hline 3.0 \\ & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 300 \\ & 300 \\ & 300 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 300 \\ & 300 \\ & 300 \end{aligned}$ | k $\Omega$ |
| R2 |  |  | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 6.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \\ & 3.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 300 \\ & 300 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 300 \\ & 300 \\ & 300 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 300 \\ & 300 \\ & 300 \end{aligned}$ |  |
| C1 | Capacitor Range |  | 3.0 4.5 6.0 | 40 40 40 | No Limit |  |  |  |  | pF |

## [VCO Section]

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right.$, $\left.\operatorname{Input} \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6.0 \mathrm{~ns}\right)$

| Symbol | Parameter | $\mathrm{v}_{\mathrm{cc}}$ | Guaranteed Limit |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -55 to $25^{\circ} \mathrm{C}$ |  | $\leq 85^{\circ} \mathrm{C}$ |  | $\leq 125^{\circ} \mathrm{C}$ |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $\Delta \mathrm{f} / \mathrm{T}$ | Frequency Stability with Temperature Changes (Figure 14A, B, C) | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ |  |  |  |  |  |  | \%/K |
| fo | VCO Center Frequency (Duty Factor = 50\%) <br> (Figure 15A, B, C, D) | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{gathered} \hline 3 \\ 11 \\ 13 \end{gathered}$ |  |  |  |  |  | MHz |
| $\triangle \mathrm{fVCO}$ | VCO Frequency Linearity | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | See Figures 16A, B, C |  |  |  |  |  | \% |
| ว VCO | Duty Factor at $\mathrm{VCO}_{\text {Out }}$ | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 6.0 \\ & \hline \end{aligned}$ | Typical 50\% |  |  |  |  |  | \% |

[Demodulator Section]
DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test Conditions | $\underset{\mathrm{V}}{\mathrm{v}_{\mathrm{cc}}}$ | Guaranteed Limit |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -55 to $25^{\circ} \mathrm{C}$ |  | $\leq 85^{\circ} \mathrm{C}$ |  | $\leq 125^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| RS | Resistor Range | At RS > $300 \mathrm{k} \Omega$ the Leakage Current can Influence VDEM | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 300 \\ & 300 \\ & 300 \end{aligned}$ |  |  |  |  | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\text {OFF }}$ | Offset Voltage VCO In to VDEM | $\mathrm{Vi}=\mathrm{VVCO}_{\mathrm{IN}}=1 / 2 \mathrm{~V}_{\mathrm{CC}}$ <br> Values taken over RS Range. | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | See Figure 13 |  |  |  |  |  | mV |
| RD | Dynamic Output Resistance at DEM ${ }_{\text {OUT }}$ | VDEMOUT $=1 / 2 \mathrm{~V}$ CC | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | Typical $25 \Omega$ |  |  |  |  |  | $\Omega$ |

## SWITCHING WAVEFORMS



Figure 1.

Figure 3.



Figure 2.

*INCLUDES ALL PROBE AND JIG CAPACITANCE

Figure 4. Test Circuit

## DETAILED CIRCUIT DESCRIPTION

## Voltage Controlled Oscillator/Demodulator Output

The VCO requires two or three external components to operate. These are R1, R2, C1. Resistor R1 and Capacitor C1 are selected to determine the center frequency of the VCO (see typical performance curves Figure 15). R2 can be used to set the offset frequency with 0 volts at VCO input. For example, if R2 is decreased, the offset frequency is increased. If R2 is omitted the VCO range is from 0 Hz . The effect of R2 is shown in Figure 25, typical performance curves. By increasing the value of R2 the lock range of the PLL is increased and the gain (volts/Hz) is decreased. Thus, for a narrow lock range, large swings on the VCO input will cause less frequency variation.

Internally, the resistors set a current in a current mirror, as shown in Figure 6. The mirrored current drives one side of the capacitor. Once the voltage across the capacitor charges up to $\mathrm{V}_{\text {ref }}$ of the comparators, the oscillator logic flips the
capacitor which causes the mirror to charge the opposite side of the capacitor. The output from the internal logic is then taken to VCO output (Pin 4).

The input to the VCO is a very high impedance CMOS input and thus will not load down the loop filter, easing the filters design. In order to make signals at the VCO input accessible without degrading the loop performance, the VCO input voltage is buffered through a unity gain Op-amp to Demod Output. This Op-amp can drive loads of 50 K ohms or more and provides no loading effects to the VCO input voltage (see Figure 13).

An inhibit input is provided to allow disabling of the VCO and all Op-amps (see Figure 6). This is useful if the internal VCO is not being used. A logic high on inhibit disables the VCO and all Op-amps, minimizing standby power consumption.


Figure 5. Logic Diagram for VCO

The output of the VCO is a standard high speed CMOS output with an equivalent LS-TTL fan out of 10 . The VCO output is approximately a square wave. This output can either directly feed the $\mathrm{COMP}_{\mathrm{IN}}$ of the phase comparators or feed external prescalers (counters) to enable frequency synthesis.

## Phase Comparators

All three phase comparators have two inputs, $\mathrm{SIG}_{\mathrm{IN}}$ and COMP $_{\text {IN }}$. The SIG $_{\text {IN }}$ and COMP $_{\text {IN }}$ have a special DC bias
network that enables AC coupling of input signals. If the signals are not AC coupled, standard 74 HC input levels are required. Both input structures are shown in Figure 6. The outputs of these comparators are essentially standard 74HC outputs (comparator 2 is TRI-STATEABLE). In normal operation $\mathrm{V}_{\mathrm{CC}}$ and ground voltage levels are fed to the loop filter. This differs from some phase detectors which supply a current to the loop filter and should be considered in the design. (The MC14046 also provides a voltage).


Figure 6. Logic Diagram for Phase Comparators

## Phase Comparator 1

This comparator is a simple XOR gate similar to the 74 HC 86 . Its operation is similar to an overdriven balanced modulator. To maximize lock range the input frequencies must have a $50 \%$ duty cycle. Typical input and output waveforms are shown in Figure 7. The output of the phase detector feeds the loop filter which averages the output voltage. The frequency range upon which the PLL will lock onto if initially out of lock is defined as the capture range. The capture range for phase detector 1 is dependent on the loop filter design. The capture range can be as large as the lock range, which is equal to the VCO frequency range.

To see how the detector operates, refer to Figure 7. When two square wave signals are applied to this comparator, an output waveform (whose duty cycle is dependent on the phase difference between the two signals) results. As the phase difference increases, the output duty cycle increases and the voltage after the loop filter increases. In order to achieve lock when the PLL input frequency increases, the VCO input voltage must increase and the phase difference
between $\mathrm{COMP}_{\text {IN }}$ and $\mathrm{SIG}_{\text {IN }}$ will increase. At an input frequency equal to $f_{\text {min }}$, the VCO input is at 0 V . This requires the phase detector output to be grounded; hence, the two input signals must be in phase. When the input frequency is $f_{\text {max }}$, the VCO input must be $\mathrm{V}_{\mathrm{CC}}$ and the phase detector inputs must be 180 degrees out of phase.


Figure 7. Typical Waveforms for PLL Using Phase Comparator 1
The XOR is more susceptible to locking onto harmonics of the $\mathrm{SIG}_{\mathrm{IN}}$ than the digital phase detector 2. For instance,
a signal 2 times the VCO frequency results in the same output duty cycle as a signal equal to the VCO frequency. The difference is that the output frequency of the 2 f example is twice that of the other example. The loop filter and VCO range should be designed to prevent locking on to harmonics.

## Phase Comparator 2

This detector is a digital memory network. It consists of four flip-flops and some gating logic, a three state output and a phase pulse output as shown in Figure 6. This comparator acts only on the positive edges of the input signals and is independent of duty cycle.

Phase comparator 2 operates in such a way as to force the PLL into lock with 0 phase difference between the VCO output and the signal input positive waveform edges. Figure 8 shows some typical loop waveforms. First assume that SIG $_{\text {IN }}$ is leading the COMP ${ }_{\text {IN }}$. This means that the VCO's frequency must be increased to bring its leading edge into proper phase alignment. Thus the phase detector 2 output is set high. This will cause the loop filter to charge up the VCO input, increasing the VCO frequency. Once the leading edge of the $\mathrm{COMP}_{\text {IN }}$ is detected, the output goes TRI-STATE holding the VCO input at the loop filter voltage. If the VCO still lags the SIG $_{\text {IN }}$ then the phase detector will again charge up the VCO input for the time between the leading edges of both waveforms.

If the VCO leads the $\mathrm{SIG}_{\mathrm{IN}}$ then when the leading edge of the VCO is seen; the output of the phase comparator goes low. This discharges the loop filter until the leading edge of the $\mathrm{SIG}_{\text {IN }}$ is detected at which time the output disables itself again. This has the effect of slowing down the VCO to again make the rising edges of both waveforms coincidental.

When the PLL is out of lock, the VCO will be running either slower or faster than the SIG $_{\text {IN }}$. If it is running slower the phase detector will see more SIG $_{\text {IN }}$ rising edges and so the output of the phase comparator will be high a majority of the time, raising the VCO's frequency. Conversely, if the VCO is running faster than the $\mathrm{SIG}_{\mathrm{IN}}$, the output of the detector will be low most of the time and the VCO's output frequency will be decreased.

As one can see, when the PLL is locked, the output of phase comparator 2 will be disabled except for minor corrections at the leading edge of the waveforms. When $\mathrm{PC}_{2}$ is TRI-STATED, the PCP output is high. This output can be used to determine when the PLL is in the locked condition.

This detector has several interesting characteristics. Over the entire VCO frequency range there is no phase difference between the $\mathrm{COMP}_{\text {IN }}$ and the $\mathrm{SIG}_{\text {IN }}$. The lock range of the PLL is the same as the capture range. Minimal power was consumed in the loop filter since in lock the detector output is a high impedance. When no $\mathrm{SIG}_{\mathrm{IN}}$ is present, the detector will see only VCO leading edges, so the comparator output will stay low, forcing the VCO to $f_{\text {min }}$.

Phase comparator 2 is more susceptible to noise, causing the PLL to unlock. If a noise pulse is seen on the $\mathrm{SIG}_{\mathrm{IN}}$, the comparator treats it as another positive edge of the $\mathrm{SIG}_{\mathrm{IN}}$ and will cause the output to go high until the VCO leading edge is seen, potentially for an entire SIG $_{\text {IN }}$ period. This would cause the VCO to speed up during that time. When using $\mathrm{PC}_{1}$, the output of that phase detector would be disturbed for only the short duration of the noise spike and would cause less upset.

## Phase Comparator 3

This is a positive edge-triggered sequential phase detector using an RS flip-flop as shown in Figure 7. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIG $_{\text {IN }}$ and $\mathrm{COMP}_{\text {IN }}$ are not important. It has some similar characteristics to the edge sensitive comparator. To see how this detector works, assume input pulses are applied to the SIG $_{\text {IN }}$ and COMP $_{\text {IN }}$ 's as shown in Figure 9. When the $\mathrm{SIG}_{\text {IN }}$ leads the $\mathrm{COMP}_{\text {IN }}$, the flop is set. This will charge the loop filter and cause the VCO to speed up, bringing the comparator into phase with the SIG $_{\text {IN }}$. The phase angle between SIG $_{\text {IN }}$ and $\mathrm{COMP}_{\text {IN }}$ varies from $0^{\circ}$ to $360^{\circ}$ and is $180^{\circ}$ at $\mathrm{f}_{\mathrm{o}}$. The voltage swing for $\mathrm{PC}_{3}$ is greater than for $\mathrm{PC}_{2}$ but consequently has more ripple in the signal to the VCO. When no SIG $_{\text {IN }}$ is present the VCO will be forced to $f_{\text {max }}$ as opposed to $f_{\text {min }}$ when $\mathrm{PC}_{2}$ is used.

The operating characteristics of all three phase comparators should be compared to the requirements of the system design and the appropriate one should be used.


Figure 8. Typical Waveforms for PLL Using Phase Comparator 2


Figure 9. Typical Waveform for PLL Using Phase Comparator 3

## MC74HC4046A



Figure 10. Input Resistance at SIG $_{I N}$, COMP $_{\text {IN }}$ with $\Delta \mathrm{V}_{\mathrm{I}}=1.0 \mathrm{~V}$ at Self-Bias Point


Figure 12. Offset Voltage at Demodulator Output as a Function of $\mathrm{VCO}_{\text {IN }}$ and $\mathrm{R}_{\mathrm{S}}$


Figure 13B. Frequency Stability versus Ambient Temperature: $\mathrm{V}_{\mathrm{Cc}}=4.5 \mathrm{~V}$


Figure 11. Input Current at $\mathrm{SIG}_{\mathrm{IN}}, \mathrm{COMP}_{\text {IN }}$ with $\Delta \mathrm{V}_{\mathrm{I}}=500 \mathrm{mV}$ at Self-Bias Point


Figure 13A. Frequency Stability versus Ambient Temperature: $\mathrm{V}_{\mathrm{Cc}}=3.0 \mathrm{~V}$


Figure 13C. Frequency Stability versus Ambient Temperature: $\mathrm{V}_{\mathrm{Cc}}=6.0 \mathrm{~V}$


Figure 14A. VCO Frequency ( $\mathrm{f}_{\mathrm{VcO}}$ ) as a Function of the VCO Input Voltage ( $\mathrm{V}_{\mathrm{VCOIN}}$ )


Figure 14C. VCO Frequency ( $\mathrm{f}_{\mathrm{Vco}}$ ) as a Function of the VCO Input Voltage ( $\mathrm{V}_{\text {Vcoin }}$ )


Figure 15A. Frequency Linearity versus R1, C1 and VCC


Figure 14B. VCO Frequency ( $\mathrm{f}_{\mathrm{VCO}}$ ) as a Function of the VCO Input Voltage ( $\mathrm{V}_{\text {VCOIN }}$ )


Figure 14D. VCO Frequency ( $\mathrm{f}_{\mathrm{VCO}}$ ) as a Function of the VCO Input Voltage ( $\mathrm{V}_{\text {VCOIN }}$ )


Figure 15B. Definition of VCO Frequency Linearity


Figure 16. Power Dissipation versus R1


Figure 18. DC Power Dissipation of Demodulator versus $\mathbf{R}_{\mathbf{S}}$


Figure 19. VCO Center Frequency versus C1


Figure 20. Frequency Offset versus C1


Figure 21. Typical Frequency Lock Range ( $2 \mathrm{f}_{\mathrm{L}}$ ) versus $\mathbf{R}_{\mathbf{1}} \mathbf{C}_{\mathbf{1}}$


Figure 22. R2 versus $\boldsymbol{f}_{\text {max }}$


Figure 23. R2 versus $\boldsymbol{f}_{\text {min }}$


Figure 24. R2 versus Frequency Lock Range ( $2 \mathrm{f}_{\mathrm{L}}$ )

## MC74HC4046A

## APPLICATION INFORMATION

The following information is a guide for approximate values of R1, R2, and C1. Figures 20, 21, and 22 should be used as references as indicated below, also the values of R1, R2, and C1 should not violate the Maximum values indicated in the DC ELECTRICAL CHARACTERISTICS tables.

| Phase Comparator 1 |  | Phase Comparator 2 |  | Phase Comparator 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathbf{2}}=\infty$ | $\mathbf{R}_{\mathbf{2}} \neq \infty$ | $\mathrm{R}_{\mathbf{2}}=\infty$ | $\mathbf{R}_{\mathbf{2}} \neq \infty$ | $\mathbf{R}_{\mathbf{2}}=\infty$ | $\mathbf{R}_{\mathbf{2}} \neq \infty$ |
| - Given f0 <br> - Use f0 with Figure 19 to determine R1 and C1. <br> (see Figure 24 for characteristics of the VCO operation) | - Given f0 and fL <br> - Calculate $f_{\text {min }}$ $\mathrm{f}_{\text {min }}=\mathrm{f} 0-\mathrm{fL}$ <br> - Determine values of C1 and R2 from Figure 21. <br> - Determine R1-C1 from Figure 22. <br> - Calculate value of R1 from the value of C1 and the product of R1C1 from Figure 22. <br> (see Figure 25 for characteristics of the VCO operation) | - Given $\mathrm{f}_{\text {max }}$ and f0 <br> - Determine the value of R1 and C1 using Figure 20 and use Figure 22 to obtain 2fL and then use this to calculate $\mathrm{f}_{\text {min }}$. | - Given f0 and fL <br> - Calculate $f_{\text {min }}$ $\mathrm{f}_{\text {min }}=\mathrm{f} 0-\mathrm{fL}$ <br> - Determine values of C1 and R2 from Figure 21. <br> - Determine R1-C1 from Figure 22. <br> - Calculate value of R1 from the value of C1 and the product of R1C1 from Figure 22. <br> (see Figure 25 for characteristics of the VCO operation) | - Given $\mathrm{f}_{\text {max }}$ and f0 <br> - Determine the value of R1 and C1 using Figure 20 and Figure 22 to obtain 2fL and then use this to calculate $f_{\text {min }}$. | - Given f0 and fL <br> - Calculate $\mathrm{f}_{\text {min }}$ $\mathrm{f}_{\text {min }}=\mathrm{f} 0-\mathrm{fL}$ <br> - Determine values of C1 and R2 from Figure 21. <br> - Determine R1-C1 from Figure 22. <br> - Calculate value of R1 from the value of C1 and the product of R1C1 from Figure 22. <br> (see Figure 25 for characteristics of the VCO operation) |

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :--- | :---: |
| MC74HC4046ADG | SOIC-16 <br> (Pb-Free) | 48 Units / Rail |
| MC74HC4046ADR2G | SOIC-16 <br> (Pb-Free) | 2500 Units / Reel |
| NLV74HC4046ADR2G* | SOIC-16 <br> (Pb-Free) | 2500 Units / Reel |
| MC74HC4046ADTG | TSSOP-16 <br> (Pb-Free) | 96 Units / Rail |
| MC74HC4046ADTR2G | TSSOP-16 <br> (Pb-Free) | 2500 Units / Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

## MC74HC4046A

## PACKAGE DIMENSIONS

TSSOP-16
CASE 948F
ISSUE B


SOLDERING FOOTPRINT*

 details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

SOIC-16
CASE 751B-05
ISSUE K

notes:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR

PROTRUSION. ALLOWABLE DAMBAR PROTRUSION PROTRUSION. ALOOABLEDAMBAR PROTRUSION
SHALL BE $0.127(0.005)$ TOTAL IN EXCESS OF THED SHALL BE O.127 (0.005) TOTAL IN EXCESS OF THE
DIMENION AT MAXIMUM MATERIAL CONOITION.

|  | MILLIMETERS |  | INCHES |  |  |  |
| :---: | ---: | ---: | ---: | ---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | 9.80 | 10.00 | 0.386 | 0.393 |  |  |
| B | 3.80 | 4.00 | 0.150 | 0.157 |  |  |
| C | 1.35 | 1.75 | 0.054 | 0.068 |  |  |
| D | 0.35 | 0.49 | 0.014 | 0.019 |  |  |
| F | 0.40 | 1.25 | 0.016 | 0.049 |  |  |
| G | 1.27 |  | BSC | 0.050 |  | BSC |
| J | 0.19 | 0.25 | 0.008 | 0.009 |  |  |
| K | 0.10 | 0.25 | 0.004 | 0.009 |  |  |
| M | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |  |  |
| P | 5.80 | 6.20 | 0.229 | 0.244 |  |  |
| R | 0.25 | 0.50 | 0.010 | 0.019 |  |  |



DIMENSIONS: MILLIMETERS
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the (1N) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

