

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

74ALVT162823

18-bit bus-interface D-type flip-flop with reset and enable with 30 Ω termination resistors; 3-state

Rev. 02 — 11 August 2005

Product data sheet



1. General description

The 74ALVT162823 18-bit bus interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data or address paths of buses carrying parity.

The 74ALVT162823 has two 9-bit wide buffered registers with clock enable ($n\overline{CE}$) and master reset ($n\overline{MR}$) which are ideal for parity bus interfacing in high microprogrammed systems.

The registers are fully edge-triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition is transferred to the corresponding Q output of the flip-flop.

The 74ALVT162823 is designed with 30 Ω series resistance in both the pull-up and pull-down output structures. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus receivers or transmitters.

2. Features

- Two sets of high speed parallel registers with positive edge-triggered D-type flip-flops
- 5 V I/O compatible
- Ideal where high speed, light loading or increased fan-in are required with MOS microprocessors
- Bus hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion and extraction permitted
- Power-up 3-state
- Power-up reset
- Output capability: +12 mA to -12 mA
- \blacksquare Outputs include series resistance of 30 Ω making external termination resistors unnecessary
- Latch-up protection:
 - ◆ JESD78: exceeds 500 mA
- ESD protection:
 - MIL STD 883, method 3015: exceeds 2000 V
 - Machine Model: exceeds 200 V





3. Quick reference data

Table 1: Quick reference data

 $T_{amb} = 25 \,^{\circ}C$.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{PLH}	propagation delay	$C_L = 50 \text{ pF}; V_{CC} = 2.5 \text{ V}$	-	3.7	-	ns
	nCP to nQx	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	-	2.9	-	ns
t _{PHL}	propagation delay nCP to nQx	$C_L = 50 \text{ pF}; V_{CC} = 2.5 \text{ V}$	-	2.8	-	ns
		$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	-	2.3	-	ns
Ci	input capacitance	$V_I = 0 \text{ V or } V_{CC}$	-	3	-	pF
Co	output capacitance	$V_{I/O} = 0 \text{ V or } 3.0 \text{ V}$	-	9	-	pF
I _{CC}	quiescent supply current	outputs disabled; V _{CC} = 2.5 V	-	40	-	μΑ
		outputs disabled; V _{CC} = 3.3 V	-	70	-	μΑ


4. Ordering information


Table 2: Ordering information

Type number	Package							
	Temperature range	Name	Description	Version				
74ALVT162823DL	–40 °C to +85 °C	SSOP56	plastic shrink small outline package; 56 leads; body width 7.5 mm	SOT371-1				
74ALVT162823DGG	–40 °C to +85 °C	TSSOP56	plastic thin shrink small outline package; 56 leads; body width 6.1 mm	SOT364-1				


Downloaded from Arrow.com.

5. Functional diagram






74ALVT162823_2



74ALVT162823_2

Pinning information

6.1 Pinning



6.2 Pin description

Table 3: Pin description

Symbol	Pin	Description
1MR	1	1 master reset input (active LOW)
1 OE	2	1 output enable input (active LOW)
1Q0	3	1 data output 0
GND	4	ground (0 V)
1Q1	5	1 data output 1
1Q2	6	1 data output 2
V _{CC}	7	supply voltage
1Q3	8	1 data output 3

74ALVT162823 2

 Table 3:
 Pin description ...continued

14510 01	Till acsoription	
Symbol	Pin	Description
1Q4	9	1 data output 4
1Q5	10	1 data output 5
GND	11	ground (0 V)
1Q6	12	1 data output 6
1Q7	13	1 data output 7
1Q8	14	1 data output 8
2Q0	15	2 data output 0
2Q1	16	2 data output 1
2Q2	17	2 data output 2
GND	18	ground (0 V)
2Q3	19	2 data output 3
2Q4	20	2 data output 4
2Q5	21	2 data output 5
V _{CC}	22	supply voltage
2Q6	23	2 data output 6
2Q7	24	2 data output 7
GND	25	ground (0 V)
2Q8	26	2 data output 8
2 OE	27	2 output enable input (active LOW)
2MR	28	2 master reset input (active LOW)
2CP	29	2 clock pulse input (active rising edge)
2CE	30	2 clock enable input (active LOW)
2D8	31	2 data input 8
GND	32	ground (0 V)
2D7	33	2 data input 7
2D6	34	2 data input 6
V _{CC}	35	supply voltage
2D5	36	2 data input 5
2D4	37	2 data input 4
2D3	38	2 data input 3
GND	39	ground (0 V)
2D2	40	2 data input 2
2D1	41	2 data input 1
2D0	42	2 data input 0
1D8	43	1 data input 8
1D7	44	1 data input 7
1D6	45	1 data input 6
GND	46	ground (0 V)
1D5	47	1 data input 5
1D4	48	1 data input 4
1D3	49	1 data input 3

74ALVT162823_2



Symbol	Pin	Description
V _{CC}	50	supply voltage
1D2	51	1 data input 2
1D1	52	1 data input 1
GND	53	ground (0 V)
1D0	54	1 data input 0
1CE	55	1 clock enable input (active LOW)
1CP	56	1 clock pulse input (active rising edge)

7. Functional description

7.1 Function table

Table 4: Function table [1]

Operating mode	Input					
	nOE	nMR	nCE	nCP	nDx	nQx
Clear	L	L	X	X	X	L
Load and read data	L	Н	L	↑	h	Н
					I	L
Hold	L	Н	Н	NC	Х	NC
High-impedance	Н	Х	Х	Х	Х	Z

^[1] H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

NC = no change;

X = don't care;

Z = high-impedance OFF-state;

 \uparrow = LOW-to-HIGH clock transition;

8. Limiting values

Table 5: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+4.6	V
V_{I}	input voltage		[<u>1]</u> –0.5	+7.0	V
V _O	output voltage	output in OFF-state or HIGH-state	[<u>1</u>] –0.5	+7.0	V
I _{IK}	input diode current	V _I < 0 V	-	-50	mA
lok	output diode current	V _O < 0 V	-	-50	mA

Downloaded from **Arrow.com**.

 Table 5:
 Limiting values ...continued

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
I _O	output current	output in LOW-state	-	128	mA
		output in HIGH-state	-	-64	mA
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature		[2] _	150	°C

^[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

9. Recommended operating conditions

Table 6: Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC} = 2.5$	V					
V_{CC}	supply voltage		2.3	-	2.7	V
VI	input voltage		0	-	5.5	V
V_{IH}	HIGH-level input voltage		1.7	-	-	V
V_{IL}	LOW-level input voltage		-	-	0.7	V
I _{OH}	HIGH-level output current		-	-	-8	mA
I _{OL}	LOW-level output current		-	-	12	mA
Δt/ΔV	input transition rise or fall rate	outputs enabled	-	-	10	ns/V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C
$V_{CC} = 3.3$	3 V					
V_{CC}	supply voltage		3.0	-	3.6	V
VI	input voltage		0	-	5.5	V
V_{IH}	HIGH-level input voltage		2.0	-	-	V
V_{IL}	LOW-level input voltage		-	-	0.8	V
I _{OH}	HIGH-level output current		-	-	-12	mA
I _{OL}	LOW-level output current		-	-	12	mA
Δt/ΔV	input transition rise or fall rate	outputs enabled	-	-	10	ns/V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C

Product data sheet

^[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

10. Static characteristics

Table 7: Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); T_{amb} = -40 °C to +85 °C.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$V_{CC} = 2.5$	5 V ± 0.2 V [1]						
V_{IK}	input diode voltage	$V_{CC} = 2.3 \text{ V}; I_{IK} = -18 \text{ mA}$		-	-0.85	-1.2	V
V_{OH}	HIGH-level output voltage	V_{CC} = 2.3 V; I_{OH} = -8 mA		1.7	2.5	-	V
V_{OL}	LOW-level output voltage	$V_{CC} = 2.3 \text{ V}; I_{OL} = 12 \text{ mA}$		-	0.3	0.5	V
V_{RST}	power-up LOW-state output voltage	V_{CC} = 2.7 V; I_O = 1 mA; V_I = V_{CC} or GND	[2]	-	0.2	0.55	V
ILI	input leakage current						
	control pins	V _{CC} = 2.7 V; V _I = GND		-	0.1	±1	μΑ
		V _{CC} = 2.7 V; V _I = 5.5 V		-	0.1	10	μΑ
	data pins	$V_{CC} = 2.7 \text{ V}; V_I = 5.5 \text{ V}$	[3]	-	0.1	10	μΑ
		$V_{CC} = 2.7 \text{ V}; V_{I} = V_{CC}$	[3]	-	0.5	1	μΑ
		V _{CC} = 2.7 V; V _I = 0 V	[3]	-	+0.1	-5	μΑ
I _{OFF}	power-down output current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 0 \text{ V to } 4.5 \text{ V}$		-	+0.1	±100	μΑ
I _{HOLD}	bus hold current data inputs	$V_{CC} = 2.5 \text{ V}; V_{I} = 0.7 \text{ V}$	[4]	-	100	-	μΑ
		V _{CC} = 2.5 V; V _I = 1.7 V	<u>[4]</u>	-	-70	-	μΑ
I _{EX}	external current into output	output HIGH-state when $V_O > V_{CC}$; $V_O = 5.5 \text{ V}$; $V_{CC} = 2.5 \text{ V}$		-	10	125	μΑ
I _{PU}	power-up 3-state output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}$	<u>[5]</u>	-	1	±100	μΑ
I _{PD}	power-down 3-state output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}$	<u>[5]</u>	-	1	±100	μΑ
l _{OZ}	3-state output current	V_{CC} = 2.7 V; V_I = V_{IL} or V_{IH}					
		output HIGH-state; V _O = 2.3 V		-	0.5	5	μΑ
		output LOW-state; V _O = 0.5 V		-	+0.5	-5	μΑ
I _{CC}	quiescent supply current	$V_{CC} = 2.7 \text{ V}$; $V_I = \text{GND or } V_{CC}$; $I_O = 0 \text{ A}$					
		outputs HIGH-state		-	0.04	0.1	mΑ
		outputs LOW-state		-	2.7	4.5	mΑ
		outputs disabled	[6]	-	0.04	0.1	mΑ
ΔI_{CC}	additional quiescent supply current per input pin	V_{CC} = 2.3 V to 2.7 V; one input at V_{CC} – 0.6 V, other inputs at V_{CC} or GND	<u>[7]</u>	-	0.04	0.4	mA
Ci	input capacitance	$V_I = 0 \text{ V or } V_{CC}$		-	3	-	pF
Co	output capacitance	V _{I/O} = 0 V or 3.0 V		-	9	-	pF
V _{CC} = 3.3	3 V ± 0.3 V [8]						
V _{IK}	input diode voltage	$V_{CC} = 3.0 \text{ V}; I_{IK} = -18 \text{ mA}$		-	-0.85	-1.2	V
V _{OH}	HIGH-level output voltage	$V_{CC} = 3.0 \text{ V; } I_{OH} = -12 \text{ mA}$		2.0	2.3	-	V
V _{OL}	LOW-level output voltage	$V_{CC} = 3.0 \text{ V}; I_{OL} = 12 \text{ mA}$		-	0.5	0.8	V
V _{RST}	power-up LOW-state output voltage	V_{CC} = 3.6 V; I_O = 1 mA; V_I = V_{CC} or GND	[2]	-	-	0.55	V

74ALVT162823_2

Table 7: Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); T_{amb} = -40 °C to +85 °C.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
ILI	input leakage current						
	control pins	$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND}$		-	0.1	±1	μΑ
		$V_{CC} = 0 \text{ V or } 3.6 \text{ V}; V_I = 5.5 \text{ V}$		-	0.1	10	μΑ
	data pins	$V_{CC} = 3.6 \text{ V}; V_I = 5.5 \text{ V}$	[3]	-	0.1	10	μΑ
		$V_{CC} = 3.6 \text{ V}; V_I = V_{CC}$	[3]	-	0.5	1	μΑ
		V _{CC} = 3.6 V; V _I = 0 V	[3]	-	+0.1	- 5	μΑ
I _{OFF}	power-down output current	$V_{CC} = 0 \text{ V}$; $V_I \text{ or } V_O = 0 \text{ V to } 4.5 \text{ V}$		-	0.1	±100	μΑ
I _{HOLD}	bus hold current data inputs	$V_{CC} = 3 \text{ V}; V_{I} = 0.8 \text{ V}$	[9]	75	130	-	μΑ
		V _{CC} = 3 V; V _I = 2.0 V	[9]	-75	-140	-	μΑ
		$V_{CC} = 3.6 \text{ V}; V_I = 0 \text{V to } 3.6 \text{ V}$	[9]	±500	-	-	μΑ
I _{EX}	external current into output	output HIGH-state when $V_O > V_{CC}$; $V_O = 5.5 \text{ V}$; $V_{CC} = 3.0 \text{ V}$		-	10	125	μΑ
I _{PU}	power-up 3-state output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}$	[10]	-	1	±100	μΑ
I _{PD}	power-down 3-state output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}$	[10]	-	1	±100	μΑ
l _{OZ}	3-state output current	$V_{CC} = 3.6 \text{ V}; V_I = V_{IL} \text{ or } V_{IH}$					
		output HIGH-state; V _O = 3.0 V		-	0.5	5	μΑ
		output LOW-state; V _O = 0.5 V		-	+0.5	- 5	μΑ
I _{CC}	quiescent supply current	$V_{CC} = 3.6 \text{ V}$; $V_I = \text{GND or } V_{CC}$; $I_O = 0 \text{ A}$					
		outputs HIGH-state		-	0.05	0.1	mA
		outputs LOW-state		-	3.9	5.5	mA
		outputs disabled	[6]	-	0.06	0.1	mA
ΔI_{CC}	additional quiescent supply current per input pin	V_{CC} = 3 V to 3.6 V; one input at V_{CC} – 0.6 V, other inputs at V_{CC} or GND	[7]	-	0.04	0.4	mA
Ci	input capacitance	$V_I = 0 \text{ V or } V_{CC}$		-	3	-	pF
Co	output capacitance	V _{I/O} = 0 V or 3.0 V		-	9	-	pF

- [1] All typical values are at V_{CC} = 2.5 V and T_{amb} = 25 °C.
- [2] For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
- [3] Unused pins at V_{CC} or GND.
- [4] Not guaranteed.
- [5] This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms. From V_{CC} = 1.2 V to V_{CC} = 2.5 V \pm 0.2 V a transition time of 100 μ s is permitted. This parameter is valid for T_{amb} = 25 °C only.
- [6] I_{CC} is measured with outputs pulled up to V_{CC} or pulled down to ground.
- [7] This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.
- [8] All typical values are at V_{CC} = 3.3 V and T_{amb} = 25 °C.
- [9] This is the bus hold overdrive current required to force the input to the opposite logic state.
- [10] This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms. From V_{CC} = 1.2 V to V_{CC} = 3.3 V \pm 0.3 V a transition time of 100 μ s is permitted. This parameter is valid for T_{amb} = 25 $^{\circ}$ C only.

74ALVT162823_2

11. Dynamic characteristics

Table 8: Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 11</u>; $T_{amb} = -40 \,^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$.

	Parameter	Conditions	Min	Тур	Max	Unit
_	5 V ± 0.2 V [1]			V I		
t _{PLH}	propagation delay nCP to nQx	see Figure 6	2.1	3.7	5.8	ns
t _{PHL}	propagation delay					
	nCP to nQx	see Figure 6	2.0	2.8	4.6	ns
t	nMR to nQx	see Figure 8	2.0	3.0	4.6	ns
t _{PZH}	output enable time to HIGH-level	see Figure 9	2.8	4.4	6.6	ns
t _{PZL}	output enable time to LOW-level	see Figure 10	2.0	3.4	5.2	ns
t _{PHZ}	output disable time from HIGH-level	see Figure 9	2.3	3.2	4.6	ns
t _{PLZ}	output disable time from LOW-level	see Figure 10	2.0	2.5	3.5	ns
t _{su(H)}	set-up time HIGH					
	nDx to nCP	see Figure 7	1.0	0.5	-	ns
	nCE to nCP	see Figure 7	1.0	0.2	-	ns
t _{su(L)}	set-up time LOW					
	nDx to nCP	see Figure 7	2.0	1.3	-	ns
	nCE to nCP	see Figure 7	+0.5	-0.1	-	ns
t _{h(H)}	hold time HIGH					
()	nDx to nCP	see Figure 7	+0.1	-1.4	-	ns
	nCE to nCP	see Figure 7	1.0	0.2	-	ns
t _{h(L)}	hold time LOW					
	nDx to nCP	see Figure 7	+0.1	-0.5	-	ns
	nCE to nCP	see Figure 7	+1.0	-0.1	-	ns
t_{WH}	pulse width HIGH nCP	see Figure 6	2.0	8.0	-	ns
t_{WL}	pulse width LOW					
	nCP	see Figure 6	3.0	2.1	-	ns
	nMR	see Figure 8	2.0	8.0	-	ns
t_{rec}	recovery time nMR to nCP	see Figure 8	2.3	1.3	-	ns
$V_{CC} = 3.3$	3 V ± 0.3 V [2]					
t _{PLH}	propagation delay nCP to nQx	see Figure 6	1.8	2.9	4.4	ns
t_{PHL}	propagation delay					
	nCP to nQx	see Figure 6	1.6	2.3	3.6	ns
	nMR to nQx	see Figure 8	1.8	2.5	3.7	ns
t _{PZH}	output enable time to HIGH-level	see Figure 9	2.0	3.5	5.2	ns
t_{PZL}	output enable time to LOW-level	see Figure 10	1.7	2.8	3.8	ns
t _{PHZ}	output disable time from HIGH-level	see Figure 9	2.4	3.5	4.7	ns
t_{PLZ}	output disable time from LOW-level	see Figure 10	1.9	2.8	3.8	ns

74ALVT162823_2


 Table 8:
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 11</u>; $T_{amb} = -40 \,^{\circ}C$ to $+85 \,^{\circ}C$.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{su(H)}	set-up time HIGH					
	nDx to nCP	see Figure 7	1.0	0.5	-	ns
	nCE to nCP	see Figure 7	1.0	0.1	-	ns
t _{su(L)}	set-up time LOW					
	nDx to nCP	see Figure 7	1.6	1.1	-	ns
	nCE to nCP	see Figure 7	+0.5	-0.5	-	ns
t _{h(H)}	hold time HIGH					
	nDx to nCP	see Figure 7	+0.1	-0.5	-	ns
	nCE to nCP	see Figure 7	1.0	-0.1	-	ns
$t_{h(L)}$	hold time LOW					
	nDx to nCP	see Figure 7	+0.1	-0.7	-	ns
	nCE to nCP	see Figure 7	1.0	0.5	-	ns
t_{WH}	pulse width HIGH nCP	see Figure 6	1.5	0.7	-	ns
t_{WL}	pulse width LOW					
	nCP	see Figure 6	2.5	1.4	-	ns
	nMR	see Figure 8	2.0	1.5	-	ns
t _{rec}	recovery time nMR to nCP	see Figure 8	2.0	1.1	-	ns


^[1] All typical values are measured at V_{CC} = 2.5 V and T_{amb} = 25 °C.

12. Waveforms



74ALVT162823_2


^[2] All typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.



Measurement points are given in Table 9.

The shaded areas indicate when the input is permitted to change for predictable output performance.


Fig 7. Data set-up and hold times



Measurement points are given in <u>Table 9</u>.

V_{OH} is a typical voltage output drop that occur with the output load.

Fig 8. Master reset (MR) pulse width, propagation delay master reset (MR) to output (nQx) and master reset (MR) to clock (nCP) recovery time



TON 15 a typical remage carpar alop that ecoal man allo carpar loads.

Fig 9. 3-state output enable time to HIGH-level and output disable time from HIGH-level

74ALVT162823_2






Table 9: Measurement points

Supply voltage	Input	Output		
	V _M	V _M	V _X	V _Y
≥ 3 V	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} – 0.3 V
≤ 2.7 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V _{OL} + 0.3 V	V _{OH} – 0.3 V



Measurement points are given in Table 9.

a. Input pulse definition



Test data is given in Table 10.

Definitions test circuit:

 R_L = Load resistor.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

 V_{EXT} = Test voltage for switching times.

b. Test circuit

Fig 11. Load circuitry for switching times


Table 10: Test data

Input						V _{EXT}			
VI	fi	t _W	t _r , t _f	CL	R _L	t _{PLZ} , t _{PZL}	t _{PLH} , t _{PHL}	t _{PHZ} , t _{PZH}	
3.0 V or V _{CC} whichever is less	≤ 10 MHz	500 ns	≤ 2.5 ns	50 pF		6 V or 2 × V _{CC}	open	GND	

13. Package outline

SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	1990E DATE	
SOT371-1		MO-118				99-12-27 03-02-18	


Fig 12. Package outline SOT371-1 (SSOP56)


74ALVT162823_2


TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1 mm

SOT364-1









DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A ₁	A ₂	A ₃	bp	C	D ⁽¹⁾	E ⁽²⁾	е	HE	٦	Lp	ø	٧	w	у	Z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.5 0.1	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	REFER	EUROPEAN	ISSUE DATE		
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
	MO-153				99-12-27 03-02-19
	IEC	IEC JEDEC		IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION

Fig 13. Package outline SOT364-1 (TSSOP56)

74ALVT162823_2



14. Revision history

Table 11: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes		
74ALVT162823_2	20050811	Product data sheet	-	-	74ALVT162823_1		
Modifications:	 The format of this data sheet has been redesigned to comply with the new presentation and information standard of Philips Semiconductors. 						
 <u>Section 2 "Features"</u>: modified 'Jedec Std 17' into 'JESD78' 							
	 <u>Table 1</u> an 	d Table 8: changed prop	agation delays.				
74ALVT162823_1	19980827	Product specification	-	9397 750 03577	-		

Downloaded from Arrow.com.



Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

16. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

17. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

18. Trademarks

Notice — All referenced brands, product names, service names and trademarks are the property of their respective owners.

19. Contact information

For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

74ALVT162823_2

Philips Semiconductors

74ALVT162823

18-bit bus-interface D-type flip-flop with reset and enable; 3-state

20. Contents

1	General description
2	Features
3	Quick reference data
4	Ordering information
5	Functional diagram 3
6	Pinning information 5
6.1	Pinning
6.2	Pin description 5
7	Functional description 7
7.1	Function table
8	Limiting values 7
9	Recommended operating conditions 8
10	Static characteristics 9
11	Dynamic characteristics
12	Waveforms
13	Package outline
14	Revision history 18
15	Data sheet status
16	Definitions
17	Disclaimers 19
18	Trademarks 19
19	Contact information



© Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 11 August 2005 Document number: 74ALVT162823_2

Published in The Netherlands