

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

## **HEF4027B** **flip-flops** Dual JK flip-flop

Product specification  
File under Integrated Circuits, IC04

January 1995

# Dual JK flip-flop

# HEF4027B flip-flops

### DESCRIPTION

The HEF4027B is a dual JK flip-flop which is edge-triggered and features independent set direct (S<sub>D</sub>), clear direct (C<sub>D</sub>), clock (CP) inputs and outputs (O,  $\bar{O}$ ). Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH asynchronous clear-direct (C<sub>D</sub>) and set-direct (S<sub>D</sub>) are independent and override the J, K, and CP inputs. The outputs are buffered for best system performance. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

### FUNCTION TABLES

INPUTS					OUTPUTS	
S <sub>D</sub>	C <sub>D</sub>	CP	J	K	O	$\bar{O}$
H	L	X	X	X	H	L
L	H	X	X	X	L	H
H	H	X	X	X	H	H

INPUTS					OUTPUTS	
S <sub>D</sub>	C <sub>D</sub>	CP	J	K	O <sub>n+1</sub>	$\bar{O}_{n+1}$
L	L	↗	L	L	no change	
L	L	↗	H	L	H	L
L	L	↗	L	H	L	H
L	L	↗	H	H	$\bar{O}_n$	O <sub>n</sub>

### Notes

- H = HIGH state (the more positive voltage)  
L = LOW state (the less positive voltage)  
X = state is immaterial  
↗ = positive-going transition  
O<sub>n+1</sub> = state after clock positive transition

### PINNING

- J, K synchronous inputs
- CP clock input (L to H edge-triggered)
- S<sub>D</sub> asynchronous set-direct input (active HIGH)
- C<sub>D</sub> asynchronous clear-direct input (active HIGH)
- O true output
- $\bar{O}$  complement output

- HEF4027BP(N): 16-lead DIL; plastic (SOT38-1)
- HEF4027BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)
- HEF4027BT(D): 16-lead SO; plastic (SOT109-1)
- ( ): Package Designator North America

### FAMILY DATA, I<sub>DD</sub> LIMITS category FLIP-FLOPS

See Family Specifications

Dual JK flip-flop

HEF4027B  
flip-flops




Fig.3 Logic diagram (one flip-flop).

AC CHARACTERISTICS

$V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25 \text{ °C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$

	$V_{DD}$ V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Propagation delays						
CP → Q, $\bar{Q}$	5			105	210 ns	$78 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	$t_{PHL}$		40	80 ns	$29 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15			30	60 ns	$22 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	5			85	170 ns	$58 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
LOW to HIGH	10	$t_{PLH}$		35	70 ns	$27 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15			30	60 ns	$22 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	5			70	140 ns	$43 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
$S_D \rightarrow Q$ LOW to HIGH	10	$t_{PLH}$		30	60 ns	$19 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15			25	50 ns	$17 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	5			120	240 ns	$93 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
$C_D \rightarrow Q$ HIGH to LOW	10	$t_{PHL}$		45	90 ns	$33 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15			35	70 ns	$27 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	5			140	280 ns	$113 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
$S_D \rightarrow \bar{Q}$ HIGH to LOW	10	$t_{PHL}$		55	110 ns	$44 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15			40	80 ns	$32 \text{ ns} + (0,16 \text{ ns/pF}) C_L$

## Dual JK flip-flop

HEF4027B  
flip-flops

	V <sub>DD</sub> V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA	
C <sub>D</sub> → $\bar{O}$ LOW to HIGH	5	t <sub>PLH</sub>		75	150	ns	48 ns + (0,55 ns/pF) C <sub>L</sub>
	10			35	70	ns	24 ns + (0,23 ns/pF) C <sub>L</sub>
	15			25	50	ns	17 ns + (0,16 ns/pF) C <sub>L</sub>
Output transition times HIGH to LOW	5	t <sub>THL</sub>		60	120	ns	10 ns + (1,0 ns/pF) C <sub>L</sub>
	10			30	60	ns	9 ns + (0,42 ns/pF) C <sub>L</sub>
	15			20	40	ns	6 ns + (0,28 ns/pF) C <sub>L</sub>
LOW to HIGH	5	t <sub>TLH</sub>		60	120	ns	10 ns + (1,0 ns/pF) C <sub>L</sub>
	10			30	60	ns	9 ns + (0,42 ns/pF) C <sub>L</sub>
	15			20	40	ns	6 ns + (0,28 ns/pF) C <sub>L</sub>
Set-up time J,K → CP	5	t <sub>su</sub>	50	25		ns	see also waveforms Figs 4 and 5
	10			30	10	ns	
	15			20	5	ns	
Hold time J,K → CP	5	t <sub>hold</sub>	25	0		ns	
	10			20	0	ns	
	15			15	5	ns	
Minimum clock pulse width; LOW	5	t <sub>WCPL</sub>	80	40		ns	
	10			30	15	ns	
	15			24	12	ns	
Minimum S <sub>D</sub> , C <sub>D</sub> pulse width; HIGH	5	t <sub>WSDH</sub> , t <sub>WCDH</sub>	90	45		ns	
	10			40	20	ns	
	15			30	15	ns	
Recovery time for S <sub>D</sub> , C <sub>D</sub>	5	t <sub>RSD</sub> , t <sub>RCD</sub>	20	-15		ns	
	10			15	-10	ns	
	15			10	-5	ns	
Maximum clock pulse frequency J = K = HIGH	5	f <sub>max</sub>	4	8		MHz	see also waveforms Fig.4
	10			12	25	MHz	
	15			15	30	MHz	

	V <sub>DD</sub> V	TYPICAL FORMULA FOR P (μW)	
Dynamic power dissipation per package (P)	5	900 f <sub>i</sub> + ∑ (f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup>	where f <sub>i</sub> = input freq. (MHz) f <sub>o</sub> = output freq. (MHz) C <sub>L</sub> = load capacitance (pF) ∑ (f <sub>o</sub> C <sub>L</sub> ) = sum of outputs V <sub>DD</sub> = supply voltage (V)
	10	4 500 f <sub>i</sub> + ∑ (f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup>	
	15	13 200 f <sub>i</sub> + ∑ (f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup>	

Dual JK flip-flop

HEF4027B  
flip-flops




Fig.4 Waveforms showing set-up times, hold times and minimum clock pulse width. Set-up and hold times are shown as positive values but may be specified as negative values.




Fig.5 Waveforms showing recovery times for  $S_D$  and  $C_D$ ; minimum  $S_D$  and  $C_D$  pulse widths.

APPLICATION INFORMATION

Some examples of applications for the HEF4027B are:

- Registers
- Counters
- Control circuits