8-bit shift register with input flip-flops Rev. 2 — 26 October 2021

### 1. General description

The 74HC597-Q100; 74HCT597-Q100 is an 8-bit shift register with input flip-flops. It consists of an 8-bit storage register feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and the shift register have positive edge-triggered clocks. The shift register also has direct load (from storage) and clear inputs. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of  $V_{CC}$ .

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

# 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  - Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide supply voltage range from 2.0 V to 6.0 V
- CMOS low power dissipation
- High noise immunity
- Input levels:
  - For 74HC597-Q100: CMOS level
  - For 74HCT597-Q100: TTL level
  - 8-bit parallel storage register inputs
- Shift register has direct overriding load and clear
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Complies with JEDEC standards
  - JESD8C (2.7 V to 3.6 V)
  - JESD7A (2.0 V to 6.0 V)
- ESD protection:
  - MIL-STD-883, method 3015 exceeds 2000 V
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)


# 3. Ordering information

#### Table 1. Ordering information

Type number	Package										
	Temperature range Name Description										
74HC597D-Q100	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads;	SOT109-1							
74HCT597D-Q100			body width 3.9 mm								
74HC597PW-Q100	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1							

# ne<mark>x</mark>peria


# 4. Functional diagram




74HC\_HCT597\_Q100

**Product data sheet** 

#### 8-bit shift register with input flip-flops



# 5. Pinning information



#### 5.1. Pinning

#### 5.2. Pin description

Table 2. Pin description		
Symbol	Pin	Description
GND	8	ground (0 V)
Q	9	serial data output
MR	10	asynchronous master reset input (active LOW)
SHCP	11	shift register clock input (LOW-to-HIGH, edge-triggered)
STCP	12	storage register clock input (LOW-to-HIGH, edge-triggered)
PL	13	parallel load input (active LOW)
DS	14	serial data input
D0, D1, D2, D3, D4, D5, D6, D7	15, 1, 2, 3, 4, 5, 6, 7	parallel data inputs
V <sub>CC</sub>	16	supply voltage


**Product data sheet** 

# 6. Functional description

#### Table 3. Function table

H = HIGH voltage level; L = LOW voltage level; X = don't care;  $\uparrow = positive-going transition.$ 

Inputs				Function
STCP	SHCP	PL	MR	
1	Х	Х	Х	data loaded to input latches
1	Х	L	Н	data loaded from inputs to shift register
no clock edge	Х	L	Н	data transferred from input flip-flops to shift register
Х	Х	L	L	invalid logic, state of shift register is indeterminate when signals removed
Х	Х	Н	L	shift register cleared
Х	<b>↑</b>	Н	Н	shift register clocked Qn = Qn-1, Q0 = DS



74HC\_HCT597\_Q100

# 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7	V
I <sub>IK</sub>	input clamping current	$V_{\rm I}$ < -0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	-	±20	mA
I <sub>ОК</sub>	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	-	±20	mA
lo	output current	$V_{O} = -0.5 \text{ V to} (V_{CC} + 0.5 \text{ V})$	-	±25	mA
I <sub>CC</sub>	supply current		-	+50	mA
I <sub>GND</sub>	ground current		-50	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	[1]	-	500	mW

For SOT109-1 (SO16) package: P<sub>tot</sub> derates linearly with 12.4 mW/K above 110 °C.
 For SOT403-1 (TSSOP16) package: P<sub>tot</sub> derates linearly with 8.5 mW/K above 91 °C.

# 8. Recommended operating conditions

#### Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74	HC597-Q	100	74H	Unit		
			Min	Тур	Max	Min	Тур	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 2.0 V	-	-	625	-	-	-	ns/V
		V <sub>CC</sub> = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V <sub>CC</sub> = 6.0 V	-	-	83	-	-	-	ns/V

# 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Мах	Min	Max	1
74HC597	7-Q100	<u> </u>								
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V <sub>IL</sub>	LOW-level input	V <sub>CC</sub> = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	voltage	V <sub>CC</sub> = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V <sub>OH</sub>	HIGH-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I <sub>O</sub> = -5.2 mA; V <sub>CC</sub> = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
lı	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	-	±1.0	-	±1.0	μA
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	8.0	-	80.0	-	160.0	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

**Product data sheet** 

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	1
74HCT5	97-Q100									
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	l <sub>O</sub> = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -4.0 mA	3.98	4.32	-	3.84	-	3.7	-	V
V <sub>OL</sub>	LOW-level	$V_{I}$ = $V_{IH}$ or $V_{IL}$ ; $V_{CC}$ = 4.5 V								
	output voltage	l <sub>O</sub> = 20 μA	-	0	0.1	-	0.1	-	0.1	V
		l <sub>O</sub> = 4.0 mA	-	0.15	0.26	-	0.33	-	0.4	V
I <sub>I</sub>	input leakage current	$V_I = V_{CC} \text{ or GND};$ $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μA
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 V$	-	-	8.0	-	80.0	-	160.0	μA
ΔI <sub>CC</sub>	additional supply current	$V_{I} = V_{CC} - 2.1 V;$ other inputs at V <sub>CC</sub> or GND; $V_{CC} = 4.5 V \text{ to } 5.5 V;$ $I_{O} = 0 \text{ A}$								
		per input pin; DS input	-	25	90	-	112.5	-	122.5	μA
		per input pin; Dn inputs	-	30	108	-	135	-	147	μA
		per input pin; PL, MR inputs	-	150	540	-	675	-	735	μA
		per input pin; STCP, SHCP inputs	-	150	540	-	675	-	735	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

**Product data sheet** 

8 / 19

# **10.** Dynamic characteristics

#### Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V);  $C_L$  = 50 pF unless otherwise specified; for test circuit, see Fig. 14.

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Тур	Мах	Min	Мах	Min	Max	1
74HC597	7-Q100	1		I					-	
t <sub>pd</sub>	propagation	SHCP to Q; see Fig. 8 [1]								
	delay	V <sub>CC</sub> = 2.0 V	-	55	175	-	220	-	265	ns
		V <sub>CC</sub> = 4.5 V	-	20	35	-	44	-	53	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	17	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	16	30	-	37	-	45	ns
		MR to Q; see Fig. 9 [1]								
		V <sub>CC</sub> = 2.0 V	-	58	175	-	220	-	265	ns
		V <sub>CC</sub> = 4.5 V	-	21	35	-	44	-	53	ns
		V <sub>CC</sub> = 6.0 V	-	17	30	-	37	-	45	ns
		STCP to Q; see Fig. 8 [1]								
		V <sub>CC</sub> = 2.0 V	-	80	250	-	315	-	375	ns
		V <sub>CC</sub> = 4.5 V	-	29	50	-	63	-	75	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	25	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	23	43	-	54	-	64	ns
		PL to Q; see Fig. 10 [1]								
		V <sub>CC</sub> = 2.0 V	-	69	215	-	270	-	325	ns
		V <sub>CC</sub> = 4.5 V	-	25	43	-	54	-	65	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	21	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	20	37	-	46	-	55	ns
t <sub>t</sub>	transition	Q; see Fig. 10 [2]								
	time	V <sub>CC</sub> = 2.0 V	-	19	75	-	95	-	110	ns
		V <sub>CC</sub> = 4.5 V	-	7	15	-	19	-	22	ns
		V <sub>CC</sub> = 6.0 V	-	6	13	-	16	-	19	ns

# 8-bit shift register with input flip-flops

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Тур	Мах	Min	Max	Min	Max	
t <sub>W</sub>	pulse width	STCP HIGH or LOW; see <u>Fig. 8</u>								
		V <sub>CC</sub> = 2.0 V	80	11	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V	16	4	-	20	-	24	-	ns
		V <sub>CC</sub> = 6.0 V	14	3	-	17	-	20	-	ns
		SHCP HIGH or LOW; see Fig. 8								
		V <sub>CC</sub> = 2.0 V	80	14	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V	16	5	-	20	-	24	-	ns
		V <sub>CC</sub> = 6.0 V	14	4	-	17	-	20	-	ns
		MR LOW; see Fig. 9								
		V <sub>CC</sub> = 2.0 V	80	22	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V	16	8	-	20	-	24	-	ns
		V <sub>CC</sub> = 6.0 V	14	6	-	17	-	20	-	ns
		PL LOW; see Fig. 10								
		V <sub>CC</sub> = 2.0 V	80	22	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V	16	8	-	20	-	24	-	ns
		V <sub>CC</sub> = 6.0 V	14	6	-	17	-	20	-	ns
t <sub>rec</sub>	recovery	MR to SHCP; see Fig. 11								
	time	V <sub>CC</sub> = 2.0 V	60	-3	-	75	-	90	-	ns
		V <sub>CC</sub> = 4.5 V	12	-1	-	15	-	18	-	ns
		V <sub>CC</sub> = 6.0 V	10	-1	-	13	-	15	-	ns
t <sub>su</sub>	set-up time	Dn to STCP; see Fig. 12								
		V <sub>CC</sub> = 2.0 V	60	8	-	75	-	90	-	ns
		V <sub>CC</sub> = 4.5 V	12	3	-	15	-	18	-	ns
		V <sub>CC</sub> = 6.0 V	10	2	-	13	-	15	-	ns
		DS to SHCP; see Fig. 12								
		V <sub>CC</sub> = 2.0 V	60	11	-	75	-	90	-	ns
		V <sub>CC</sub> = 4.5 V	12	4	-	15	-	18	-	ns
		V <sub>CC</sub> = 6.0 V	10	3	-	13	-	15	-	ns
		PL to SHCP; see Fig. 13								
		V <sub>CC</sub> = 2.0 V	60	11	-	75	-	90	-	ns
		V <sub>CC</sub> = 4.5 V	12	4	-	15	-	18	-	ns
		V <sub>CC</sub> = 6.0 V	10	3	-	13	-	15	-	ns
t <sub>h</sub>	hold time	Dn to STCP; see Fig. 12								
		V <sub>CC</sub> = 2.0 V	5	-3	-	5	-	5	-	ns
		V <sub>CC</sub> = 4.5 V	5	-1	-	5	-	5	-	ns
		V <sub>CC</sub> = 6.0 V	5	-1	-	5	-	5	-	ns
		PL, DS to SHCP; see Fig. 12	1							
		V <sub>CC</sub> = 2.0 V	5	-6	-	5	-	5	-	ns
		V <sub>CC</sub> = 4.5 V	5	-2	-	5	-	5	-	ns
		V <sub>CC</sub> = 6.0 V	5	-2	-	5	-	5	-	ns

74HC\_HCT597\_Q100

All information provided in this document is subject to legal disclaimers.

# 8-bit shift register with input flip-flops

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
f <sub>max</sub>	maximum	SHCP; see Fig. 8								
	frequency	V <sub>CC</sub> = 2.0 V	6.0	29	-	4.8	-	4.0	-	MHz
		V <sub>CC</sub> = 4.5 V	30	87	-	24	-	20	-	MHz
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	96	-	-	-	-	-	MHz
		V <sub>CC</sub> = 6.0 V	35	104	-	28	-	24	-	MHz
C <sub>PD</sub>	power dissipation capacitance	$C_L$ = 50 pF; f = 1 MHz; [3 V <sub>I</sub> = GND to V <sub>CC</sub>	3] -	29	-	-	-	-	-	pF
74HCT5	97-Q100	1				I		1		1
t <sub>pd</sub>	propagation	SHCP to Q; see Fig. 8 [1	]							
	delay	V <sub>CC</sub> = 4.5 V	-	23	40	-	50	-	60	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	20	-	-	-	-	-	ns
		MR to Q; see Fig. 9	]							
		V <sub>CC</sub> = 4.5 V	-	28	49	-	61	-	74	ns
		STCP to Q; see Fig. 8 [1	1							
		V <sub>CC</sub> = 4.5 V	-	33	57	-	71	-	86	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	29	-	-	-	-	-	ns
		PL to Q; see Fig. 10         [1]	1							
		V <sub>CC</sub> = 4.5 V	-	30	52	-	65	-	78	ns
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	26	-	-	-	-	-	ns
t <sub>t</sub>	transition	Q; see <u>Fig. 10</u> [2	21							
	time	V <sub>CC</sub> = 4.5 V	-	7	15	-	19	-	22	ns
t <sub>W</sub>	pulse width	STCP HIGH or LOW; see Fig. 8								
		V <sub>CC</sub> = 4.5 V	16	6	-	20	-	24	-	ns
		SHCP HIGH or LOW; see <u>Fig. 8</u>								
		V <sub>CC</sub> = 4.5 V	16	7	-	20	-	24	-	ns
		MR LOW; see Fig. 9								
		V <sub>CC</sub> = 4.5 V	25	14	-	31	-	38	-	ns
		PL LOW; see Fig. 10								
		V <sub>CC</sub> = 4.5 V	20	10	-	25	-	30	-	ns
t <sub>rec</sub>	recovery	MR to SHCP; see Fig. 11								
	time	V <sub>CC</sub> = 4.5 V	12	-2	-	15	-	18	-	ns
t <sub>su</sub>	set-up time	Dn to STCP; see Fig. 12								
		V <sub>CC</sub> = 4.5 V	12	5	-	15	-	18	-	ns
		DS to SHCP; see Fig. 12								
		V <sub>CC</sub> = 4.5 V	12	2	-	15	-	18	-	ns
		PL to SHCP; see Fig. 13	1							1
		V <sub>CC</sub> = 4.5 V	12	4	-	15	-	18	-	ns
t <sub>h</sub>	hold time	Dn to STCP; see Fig. 12								1
		V <sub>CC</sub> = 4.5 V	5	-1	-	5	-	5	-	ns
		PL, DS to SHCP; see Fig. 12								1
		V <sub>CC</sub> = 4.5 V	5	-2	-	5	-	5	_	ns

74HC\_HCT597\_Q100

All information provided in this document is subject to legal disclaimers.

#### 8-bit shift register with input flip-flops

Symbol	Parameter Conditions		25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Мах	
f <sub>max</sub>	maximum	SHCP; see Fig. 8								
	frequency	V <sub>CC</sub> = 4.5 V	30	75	-	24	-	20	-	MHz
		V <sub>CC</sub> = 5.0 V; C <sub>L</sub> = 15 pF	-	83	-	-	-	-	-	MHz
C <sub>PD</sub>	power dissipation capacitance	$C_L = 50 \text{ pF}; f = 1 \text{ MHz};$ [3] V <sub>I</sub> = GND to V <sub>CC</sub> - 1.5 V	-	32	-	-	-	-	-	pF

 $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ . [1]

[2]

 $t_i$  is the same as  $t_{THL}$  and  $t_{TLH}$ . C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in µW). [3]

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

f<sub>i</sub> = input frequency in MHz;

fo = output frequency in MHz;

 $C_{L}$  = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.

#### 10.1. Waveforms and test circuit





Fig. 8. SHCP and STCP clock inputs to Q output propagation delays, pulse width and maximum clock frequency



#### 8-bit shift register with input flip-flops




Fig. 12. Set-up and hold times for DS, Dn inputs to SHCP, STCP inputs

**Product data sheet** 

#### 8-bit shift register with input flip-flops





Fig. 13. Set-up and hold times for PL input to SHCP input

#### Table 8. Measurement points

Туре	Input		Output
	V <sub>M</sub> V <sub>I</sub> V <sub>I</sub>		V <sub>M</sub>
74HC597-Q100	0.5 × V <sub>CC</sub>	GND to V <sub>CC</sub>	$0.5 \times V_{CC}$
74HCT597-Q100	1.3 V	GND to 3 V	1.3 V



Test data is given in Table 9.

Definitions test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

 $\mathcal{H}$ 

<del>رار</del> 001aad983

 $C_L$  = Load capacitance including jig and probe capacitance.

R<sub>L</sub> = Load resistance.

S1 = Test selection switch.


#### Fig. 14. Test circuit for measuring switching times

#### Table 9. Test data

Туре	Input		Load		S1 position		
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>
74HC597-Q100	V <sub>CC</sub>	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>
74HCT597-Q100	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>

74HC\_HCT597\_Q100

# **11. Package outline**



#### Fig. 15. Package outline SOT109-1 (SO16)

74HC\_HCT597\_Q100




Fig. 16. Package outline SOT403-1 (TSSOP16)

**Product data sheet** 

# 12. Abbreviations

Acronym	Description		
CMOS	Complementary Metal Oxide Semiconductor		
DUT	Device Under Test		
ESD	ElectroStatic Discharge		
НВМ	Human Body Model		
MIL	Military		
MM	Machine Model		
TTL	Transistor-Transistor Logic		

# 13. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74HC_HCT597_Q100 v.2	20211026	Product data sheet	-	74HC_HCT597_Q100 v.1		
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li><u>Section 2</u> updated.</li> <li><u>Table 4</u>: Derating values for P<sub>tot</sub> total power dissipation updated.</li> </ul>					
74HC_HCT597_Q100 v.1	20140526	Product data sheet	-	-		

# 14. Legal information

#### Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

**Right to make changes** — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

#### 8-bit shift register with input flip-flops

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

# Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	4
5.1. Pinning	4
5.2. Pin description	4
6. Functional description	5
7. Limiting values	6
8. Recommended operating conditions	6
9. Static characteristics	
10. Dynamic characteristics	
10.1. Waveforms and test circuit	
11. Package outline	15
12. Abbreviations	
13. Revision history	
14. Legal information	

© Nexperia B.V. 2021. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 26 October 2021

74HC\_HCT597\_Q100

**Product data sheet**