3.3V/2.5V/1.8V LVCMOS Low Skew Fanout Buffer Family


Description

The NB3V110xC are a modular, high-performance, low-skew, general purpose LVCMOS clock buffer family. The family of devices is designed with a modular approach. Four different fan-out variations, 1:2, 1:3, 1:4, 1:6 and 1:8, are available. All of the devices are pin compatible to each other for easy handling. All family members share the same high performing characteristics like low additive jitter, low skew, and wide operating temperature range. The NB3V110xC supports an asynchronous output enable control (OE) which switches the outputs into a low state when OE is low. The NB3V110xC devices operate in a 3.3 V, 2.5 V and 1.8 V environment and are characterized for operation from -40° C to 105° C.

Features

- Operating Temperature Range: -40°C to 105°C
- High–Performance 1:2, 1:3, 1:4, 1:6, 1:8 LVCMOS Clock Buffer
- Available in 8-, 14-, 16-Pin TSSOP and WDFN8 Packages
- Very Low Output–to–Output Skew < 50 ps
- Very Low Additive Jitter < 200 fs
- Supply Voltage: 3.3 V, 2.5 V or 1.8 V
- f_{max} = 250 MHz for 3.3 V; f_{max} = 180 MHz for 2.5 V; f_{max} = 133 MHz for 1.8 V
- These Devices are Pb-Free and are RoHS Compliant

BLOCK DIAGRAM





ON Semiconductor®

www.onsemi.com





TSSOP-8 DT SUFFIX CASE 948S

TSSOP–16 DT SUFFIX CASE 948F




TSSOP-14

DT SUFFIX

CASE 948G

WDFN8, 2x2 MT SUFFIX CASE 511AT



ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 9 of this data sheet.






Table 1. PIN DESCRIPTION

	LVCMOS Clock Input	LVCMOS Clock Output Enable	LVCMOS Clock Output	Device Supply Voltage	Device Ground
Devices	CLKIN	OE	Q0, Q1, Q7	Vdd	GND
NB3V1102C	1	2	3, 8	6	4
NB3V1103C	1	2	3, 8, 5	6	4
NB3V1104C	1	2	3, 8, 5, 7	6	4
NB3V1106C	1	2	3, 14, 11, 13, 6, 9	5, 8, 12	4, 7, 10
NB3V1108C	1	2	3, 16, 13, 15, 6, 11, 8, 9	5, 10, 14	4, 7, 12

NOTE: Pins not mentioned in the table are NC.

Table 2. OUTPUT LOGIC TABLE

INP	INPUTS		
CLKIN	OE	Qn	
Х	L	L	
L	Н	L	
Н	Н	Н	

Table 3. ATTRIBUTES

	Characteristic	Value	Unit
ESD Protection	Human Body Model (HBM) per ANSI/ESDA/JEDEC JS-001-2014 Charged Device Model (CDM) per ANSI/ESDA/JEDEC JS-002-2014		V V
Moisture Sensitivity, In	definite Time Out of Dry Pack (Note 1)	Level 1	-
Meets or exceeds JED	DEC Spec JESD78D (LU) IC Latchup Test		

1. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with a large copper heat spreader (20 mm², 2 oz.)

Table 4. ABSOLUTE MAXIMUM RATINGS (Note 2) Over operating free-air temperature range (unless otherwise noted)

Symbol	Condition		Value	Unit
V _{DD}	Supply Voltage Range		-0.5 to 4.6	V
V _{IN}	Input Voltage Range (Note 3)		–0.5 to V _{DD} + 0.5	V
Vo	Output Voltage Range (Note 3)		–0.5 to V _{DD} + 0.5	V
I _{IN}	Input Current		±20	mA
Ι _Ο	Continuous Output Current		±50	mA
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	TSSOP-8	151.2*	°C/W
		TSSOP-14	104*	
	TSSOP 16	32*		
		TSSOP-16	110**]
		WDFN8	190**	
θJC	Thermal Resistance (Junction-to-Case top)	TSSOP-8	35	°C/W
		TSSOP-14	8.6	
		TSSOP-16	10	
		WDFN8	10	1
ТJ	Maximum Junction Temperature	•	125	°C
T _{STG}	Storage Temperature Range		-65 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceed should not be assumed, damage may occur and reliability may be affected.
2. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with a large copper heat spreader (20 mm², 2 oz.)
3. For additional information, see Application Note AND8003/D.
*JEDEC51.7 four layer PCB with 100 sqmm, 2 oz with two 80x80x1oz ground planes.
**JEDEC51.3 two layer PCB with 100 sqmm, 2 oz.

Table 5. RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range (unless otherwise noted)

Symbol	Conditio	on	Min	Тур	Max	Unit
V_{DD}	Supply voltage range	3.3 V supply	3.0	3.3	3.6	V
		2.5 V supply	2.3	2.5	2.7	
		1.8 V supply	1.71	1.8	1.89	
V _{IL}	Low-level input voltage	V _{DD} = 3.0 V to 3.6 V			V _{DD} /2 - 600	mV
		V _{DD} = 2.3 V to 2.7 V			V _{DD} /2 - 400	
		V _{DD} = 1.71 V to 1.89 V			$0.3 \mathrm{xV}_{\mathrm{DD}}$	V
V _{IH}	High–level input voltage	V _{DD} = 3.0 V to 3.6 V	V _{DD} /2 + 600			mV
		V_{DD} = 2.3 V to 2.7 V	V _{DD} /2 + 400			
		V _{DD} = 1.71 V to 1.89 V	$0.7 \mathrm{xV}_{\mathrm{DD}}$			V
V_{th}	Input threshold voltage	V _{DD} = 2.3 V to 3.6 V		$V_{DD}/2$		V
		V _{DD} = 1.71 V to 1.89 V	V _{DD} /2			V
t _r /t _f	Input slew rate (Note 4)		1		4	V/n
t _w	Minimum pulse width at CLKIN	V _{DD} = 3.0 V to 3.6 V	1.8			ns
		V _{DD} = 2.3 V to 2.7 V	2.75			
		V _{DD} = 1.71 V to 1.89 V	3.75			
fclk	LVCMOS clock Input Frequency	V _{DD} = 3.0 V to 3.6 V	DC		250	MH
		V _{DD} = 2.3 V to 2.7 V	DC		180	
		V _{DD} = 1.71 V to 1.89 V	DC		133	
T _A	Operating free-air temperature	•	-40		105	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

4. Guaranteed by Design.

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
OVERALL F	ARAMETERS FOR ALL VERSIONS					
I _{DD}	Static device current	OE = V _{DD} ; CLKIN = 0 V or V _{DD} ; I _O = 0 mA; V _{DD} = 3.6 V			0.2	mA
		OE = V _{DD} ; CLKIN = 0 V or V _{DD} ; I _O = 0 mA; V _{DD} = 2.7 V			0.2	
		OE = V_{DD} ; CLKIN = 0 V or V_{DD} ; I_O = 0 mA; V_{DD} = 1.89 V			0.2	
I _{PD}	Power down current	OE = 0 V; CLKIN = 0 V or V_{DD} ; I_O = 0 mA; V_{DD} = 3.6 V, 2.7 V or 1.89 V (For 1102C, 1103C, 1104C)			60	μΑ
		$\begin{array}{l} {\sf OE} = 0 \; {\sf V}; \; {\sf CLKIN} = 0 \; {\sf V} \; {\rm or} \; {\sf V}_{{\sf DD}}; \; {\sf I}_{{\sf O}} = 0 \; {\sf mA}; \; {\sf V}_{{\sf DD}} = \\ {\sf 3.6} \; {\sf V}, \; {\sf 2.7} \; {\sf V} \; {\rm or} \; {\sf 1.89} \; {\sf V} \; ({\sf For} \; {\sf 1106C}, \; {\sf 1108C}) \end{array}$			75	
C _{PD}	Power dissipation capacitance per out-	V _{DD} = 3.3 V; f = 10 MHz		9		pF
	put (Note 6)	V _{DD} = 2.5 V; f = 10 MHz		9		1
		V _{DD} = 1.8 V; f = 10 MHz		9		
I _I	Input leakage current at OE	$V_{I} = 0 \text{ V or } V_{DD}, V_{DD} = 3.6 \text{ V or } 2.7 \text{ V}$			± 8	μA
	Input leakage current at CLKIN				± 8	1
	Input leakage current at OE, CLKIN	$V_{I} = 0 V \text{ or } V_{DD}, V_{DD} = 1.89 V$			± 8	
R _{OUT}	Output impedance	V _{DD} = 3.3 V		40		Ω
		V _{DD} = 2.5 V		45		1
		V _{DD} = 1.8 V		60		1
fout	Output frequency	V _{DD} = 3.0 V to 3.6 V	DC		250	MHz
		V _{DD} = 2.3 V to 2.7 V	DC		180	1
		V _{DD} = 1.71 V to 1.89 V	DC		133	1
UTPUT PA	RAMETERS FOR V_{DD} = 3.3 V ± 0.3 V					
V _{OH}	High-level output voltage	V _{DD} = 3 V, I _{OH} = -0.1 mA	2.9			V
		V _{DD} = 3 V, I _{OH} = -8 mA	2.5			1
		V _{DD} = 3 V, I _{OH} = -12 mA	2.2			1
V _{OL}	Low-level output voltage	V _{DD} = 3 V, I _{OL} = 0.1 mA			0.1	V
		V _{DD} = 3 V, I _{OL} = 8 mA			0.5	1
		V _{DD} = 3 V, I _{OL} = 12 mA			0.8	1
t _{PLH} , t _{PHL}	Propagation delay (Note 7)	CLKIN to Qn	0.8		2.0	ns
t _{sk(o)}	Output skew (Note 7)	Equal load of each output 85°C			50	ps
		Equal load of each output 105°C			60	1
t _r /t _f	Rise and fall time	20%–80% (V _{OH} – V _{OL})	0.12		0.8	ns
t _{DIS}	Output disable time (Note 7)	OE to Qn			6	ns
t _{EN}	Output enable time (Note 7)	OE to Qn			6	ns
t _{sk(p)}	Pulse skew; tPLH(Qn) - tPHL(Qn) (Note 8)	To be measured with input duty cycle of 50%			180	ps
t _{sk(pp)}	Part-to-part skew	Under equal operating conditions for two parts			0.5	ns
Τ _{jit(φ)}	Additive jitter rms	12 kHz20 MHz f _{OUT} = 100 MHz			100	fs
		12 kHz20 MHz f _{OUT} = 156.25 MHz				

Table 6. DEVICE CHARACTERISTICS Over recommended operating free-air temperature range (unless otherwise noted) (Note 5)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. All typical values are at respective nominal V_{DD} . For switching characteristics, outputs are terminated to 50 Ω to $V_{DD}/2$ (see Figure 2). 6. This is the formula for the power dissipation calculation. Ptot = Pstat + Pdyn + PCload [W] P_{stat} = V_{DD} x I_{DD} [W] P_{dyn} = C_{PD} x V_{DD}2 x f x n [W] P_{Cload} = C_{load} x V_{DD}2 x f x n [W] n = Number of switching output pins 7. With rail to rail input clock

7. With rail to rail input clock.

8. $t_{sk(p)}$ depends on output rise- and fall-time (t_{r}/t_{f}). The output duty-cycle can be calculated: odc = ($t_{w(OUT)} \pm t_{sk(p)}$)/ t_{period} ; $t_{w(OUT)}$ is pulse-width of ideal output waveform and tperiod is 1/ f_{OUT} .

Table 7. DEVICE CHARACTERISTICS (continued)

Over recommended operating free-air temperature range (unless otherwise noted) (Note 5)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
	RAMETERS FOR $V_{DD} = 2.5 V \pm 0$.	2 V				
V _{OH}	High-level output voltage	$V_{DD} = 2.3 \text{ V}, I_{OH} = -0.1 \text{ mA}$	2.2			V
		V_{DD} = 2.3 V, I_{OH} = -8 mA	1.7			
V _{OL}	Low-level output voltage	V _{DD} = 2.3 V, I _{OL} = 0.1 mA			0.1	V
		V _{DD} = 2.3 V, I _{OL} = 8 mA			0.5	
t _{PLH} , t _{PHL}	Propagation delay (Note 10)	CLKIN to Qn		1.8		ns
t _{sk(o)}	Output skew (Note 10)	Equal load of each output 85°C			50	ps
		Equal load of each output 105°C			60	
t _r /t _f	Rise and fall time	20%–80% (V _{OH} – V _{OL})	0.12		1.2	ns
t _{DIS}	Output disable time (Note 10)	OE to Qn			10	ns
t _{EN}	Output enable time (Note 10)	OE to Qn			10	ns
t _{sk(p)}	Pulse skew ; ^t PLH(Qn) - tPHL(Qn) (Note 9)	To be measured with input duty cycle of 50%			220	ps
t _{sk(pp)}	Part–to–part skew	Under equal operating conditions for two parts			1.2	ns
tjit _(φ)	Additive jitter rms	12 kHz20 MHz f _{OUT} = 100 MHz			150	fs
		12 kHz20 MHz f _{OUT} = 156.25 MHz			100	
	RAMETERS FOR V _{DD} = 1.8 V ± 59	6				
V _{OH}	High-level output voltage	V _{DD} = 1.71 V, I _{OH} = -0.1 mA	1.6			V
		V _{DD} = 1.71 V, I _{OH} = -4 mA	0.75xV _{DD}			
V _{OL}	Low-level output voltage	V _{DD} = 1.71 V, I _{OL} = 0.1 mA			0.1	V
		V _{DD} = 1.71 V, I _{OL} = 4 mA			$0.25 \mathrm{xV}_{\mathrm{DD}}$	
t _{PLH} , t _{PHL}	Propagation delay (Note 10)	CLKIN to Qn	1.8		3.5	ns
t _{sk(o)}	Output skew (Note 10)	Equal load of each output			75	ps
t _r /t _f	Rise and fall time	20%–80% (V _{OH} – V _{OL})	0.17		1.2	ns
t _{DIS}	Output disable time (Note 10)	OE to Qn			10	ns
t _{EN}	Output enable time (Note 10)	OE to Qn			10	ns

1.2 t_{sk(pp)} Part-to-part skew Under equal operating conditions for two ns parts Additive jitter rms 12 kHz...20 MHz, f_{OUT} = 100 MHz 200 fs tjit_(φ)

To be measured with input duty cycle of 50%

450

ps

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


 $t_{sk(p)}$ depends on output rise- and fall-time (t_r/t_f). The output duty-cycle can be calculated: odc = ($t_{w(OUT)} \pm t_{sk(p)}$)/ t_{period} ; $t_{w(OUT)}$ is 9. pulse–width of ideal output waveform and tperiod is $1/f_{OUT}$. 10. With rail to rail input clock.

(Note 9)

t_{sk(p)}

Pulse skew ; ^tPLH(Qn) - tPHL(Qn)

PARAMETERS MEASUREMENT INFORMATION








Figure 3. Application Load with 50 Ω Line Termination




Figure 4. Application Load with Series Line Termination






Figure 6. Output Skew t_{Sk(o)}







The above phase noise data was captured using Agilent E5052A/B. The data displays the input phase noise and output phase noise used to calculate the additive phase jitter at a specified integration range. The additive RMS phase jitter contributed by the device (integrated between 12 kHz and 20 MHz) is 55.94 fs. The additive RMS phase jitter performance of the fan out buffer is highly dependent on the phase noise of the input source.

To obtain the most precise additive phase noise measurement, it is vital that the source phase noise be notably lower than that of the DUT. If the phase noise of the source is greater than the noise floor of the device under test, the source noise will dominate the additive phase jitter calculation and lead to an incorrect negative result for the additive phase noise within the integration range. The Figure above is a good example of the NB3V110xC source generator phase noise having a significantly lower floor than the DUT and results in an additive phase jitter of 55.94 fs.

Additive RMS phase jitter = $\sqrt{\text{RMS}}$ phase jitter of output² – RMS phase jitter of input²

 $55.94 \text{ fs} = \sqrt{66.92 \text{ fs}^2 - 36.72 \text{ fs}^2}$




Figure 10. Typical NB3V110xC Phase Noise Plot at f_{Carrier} = 156.25 MHz, V_{CC} = 3.3 V V, 25°C

The additive RMS phase jitter contributed by the device (integrated between 12 kHz and 20 MHz) is 46.11 fs.

Additive RMS phase jitter = $\sqrt{\text{RMS phase jitter of output}^2 - \text{RMS phase jitter of input}^2}$

46.11 fs =
$$\sqrt{51.76 \text{ fs}^2 - 23.5 \text{ fs}^2}$$

Figures 9 and 10 were created with measured data from Agilent–E5052A/B Signal Source Analyzer using ON Semiconductor Phase Noise Explorer web tool. This free application enables an interactive environment for advanced phase noise and jitter analysis of timing devices and clock tree designs. To see the performance of NB3V110xC beyond conditions outlined in this datasheet, please visit the ON Semiconductor <u>Green Point Design Tools</u> homepage.


Device	Marking	Package	Shipping [†]
NB3V1102CDTR2G	102		
NB3V1103CDTR2G	CDTR2G 103		2500 / Tape & Reel
NB3V1104CDTR2G	104	(Pb-Free)	
NB3V1102CMTTBG	02	WDFN8 (Pb–Free)	2000 / Tana & Daal
NB3V1104CMTTBG	04		3000 / Tape & Reel
NB3V1106CDTR2G	1106 V	TSSOP-14 (Pb-Free)	2500 / Tape & Reel
NB3V1108CDTR2G	1108 V	TSSOP-16 (Pb-Free)	2500 / Tape & Reel


Table 8. ORDERING INFORMATION

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NOTE: Please contact your ON Semiconductor sales representative for availability of parts in tube.








*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON48654E	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION: WDFN8, 2X2, 0.5 P PAGE 1		PAGE 1 OF 1				
ON Semiconductor reserves the right the suitability of its products for any pa	ON Semiconductor and 🕡 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					

© Semiconductor Components Industries, LLC, 2019






DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION: TSSOP-16 PAGE 1		PAGE 1 OF 1				
the suitability of its products for any pa	ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					

© Semiconductor Components Industries, LLC, 2019

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

onsemí




DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED 0			
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1		
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation					

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019





*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

= Pb-Free Package

DOCUMENT NUMBER:	98AON00697D	Electronic versions are uncontrolle	nt Repository. Printed	
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document versions are uncontrolled except		
NEW STANDARD:		"CONTROLLED COPY" in red.	-	
DESCRIPTION:	TSSOP-8		PAGE 1 OF 2	



DOCUMENT NUMBER: 98AON00697D

PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION.	18 APR 2000
А	ADDED MARKING DIAGRAM INFORMATION. REQ. BY V. BASS.	13 JAN 2006
В	CORRECTED MARKING DIAGRAM PIN 1 LOCATION AND MARKING. REQ. BY C. REBELLO.	13 MAR 2006
C	REMOVED EXPOSED PAD VIEW AND DIMENSIONS P AND P1. CORRECTED MARKING INFORMATION. REQ. BY C. REBELLO.	20 JUN 2008

ON Semiconductor and we registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

Downloaded from Arrow.com.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

٥