## NB3N65027

### 3.3V Programmable 3-PLL Clock Synthesizer with 6 LVTTL/LVCMOS Outputs w/OE

The NB3N65027 is a LVCMOS PLL-synthesized clock generator. It accepts a 10 MHz to 27 MHz clock or fundamental mode crystal as the reference source and drives three independent, low noise phase-locked loops (PLLs).

Control lines ACSx, BCSx and CCS will select their appropriate bank output frequencies. ACS1 and BCS1 are two-level LVTTL/LVCMOS inputs, High and Low. ACS0, BCS0 and CCS are three-level LVCMOS inputs, High, Mid and Low.

The NB3N65027 has three independent LVTTL/LVCMOS output banks of two outputs each. Banks A and B offer a 1 X and a $1 / 2 \mathrm{X}$ output. Using a 25 MHz crystal, the selectable output frequencies range from $162 / 3 \mathrm{MHz}$ to $1331 / 3 \mathrm{MHz}$. A 12.5 MHz crystal offers from $81 / 3 \mathrm{MHz}$ to $662 / 3 \mathrm{MHz}$. In addition, the NB3N65027 will generate a buffered reference LVTTL/LVCMOS output, REFOUT, 10 MHz to 27 MHz . See Tables 2 through 9 for the variety of available output frequencies. The OE pin, when set LOW, will disable the output drivers to high impedance.

The NB3N65027 operates from a single +3.3 V supply across the operating temperature range from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, and is offered in a QSOP-20 RoHS compliant package.

The NB3N65027 provides the optimum combination of low cost, flexibility, and high performance for Network, PCI and SDRAM applications.

## Features

- 12.5 MHz or 25 MHz Fundamental Crystal or Clock Input
- Six Output Clocks with Selectable Frequencies
- Buffered Crystal Reference Output
- SDRAM Frequencies of $67,83,100$, and 133 MHz
- LVCMOS with 25 mA Output Drive Capability at TTL

Levels


Figure 1. Simplified Logic Diagram


Figure 2. Pinout: QSOP-20 (Top View)

Table 1. PIN DESCRIPTION (Note 1)

| Pin Number | Pin Name | Pin Type | Pin Description |
| :---: | :---: | :---: | :--- |
| 1 | ACS0 | Tri-Level Input | A Clock Select 0. Selects outputs on CLKA1 and CLKA2 per table on page 3. |
| 2 | X2 | Input | Crystal connection. Connect to a fundamental crystal or leave unconnected for a clock <br> input. |
| 3 | X1/ICLK | Input | Crystal or Clock input connection. If a clock input is used, drive it into X1 and leave X2 <br> unconnected. |
| 4 | VDD | Power | Connect to +3.3 V. Must be the same as pin 16. |
| 5 | ACS1 | Two-Level Input | A Clock Select 1. Selects outputs on CLKA1 and CLKA2 per table on page 3. Internal <br> pull-up. |
| 6 | GND | Power | Connect to ground. |
| 7 | CLKC1 | Output | Output Clock C1. Depends on setting of CCS per table on page 3. |
| 8 | CLKC2 | Output | Output Clock C2. Depends on setting of CCS per table on page 3. Same as CLKC1. |
| 9 | CLKB2 | Output | Output Clock B2. Depends on setting of BCS1, 0 per table on page 3. |
| 10 | CLKB1 | Output | Output Clock B1. Depends on setting of BCS1, 0 per table on page 3. |
| 11 | CCS | Tri-Level Input | Clock C select pin. Selects outputs on CLKC1 and CLKC2 per table on page 3. |
| 12 | NC | - | No Connect |
| 13 | CLKA2 | Output | Output Clock A2. Depends on setting of ACS1, 0 per table on page 3. |
| 14 | GND | Power | Connect to ground. |
| 15 | OE | Input | Output enable. Tri-states all outputs when low. Internal pull-up. |
| 16 | VDD | Power | Connect to +3.3 V. Must be the same as pin 4. |
| 17 | CLKA1 | Output | Output Clock A1. Depends on setting of ACS1, 0 per table on page 3. |
| 18 | REFOUT | Output | Buffered reference clock output. Same frequency as crystal or clock input. |
| 19 | BCS0 | Tri-Level Input | B Clock Select 0. Selects outputs on CLKB1 and CLKB2 per table on page 3. |
| 20 | BCS1 | Two-Level Input | B Clock Select 1. Selects outputs on CLKB1 and CLKB2 per table on page 3. Internal <br> pull-up. |

1. All VDD and GND pins must be externally connected to a power supply for proper operation.

## NB3N65027

FOR A 25 MHz FUNDAMENTAL CRYSTAL OR CLOCK INPUT, THE FOLLOWING FOUR TABLES APPLY:
Table 2. A CLOCKS SELECT TABLE (outputs in MHz)

| ACS1 | ACS0 | CLKA1 | CLKA2 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 100 | off (low) |
| 0 | M | Test | Test |
| 0 | 1 | 75 | off (low) |
| 1 | 0 | 33.3333 | 16.6667 |
| 1 | M | Test | Test |
| 1 | 1 | 66.6667 | 33.3333 |

Table 3. B CLOCKS SELECT TABLE (outputs in MHz )

| BCS1 | BCS0 | CLKB1 | CLKB2 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | Test | Test |
| 0 | $M$ | 66.6667 | 33.3333 |
| 0 | 1 | 100 | 50 |
| 1 | 0 | 83.3333 | 41.6667 |
| 1 | $M$ | Test | Test |
| 1 | 1 | 133.3333 | 66.6667 |

FOR A 12.5 MHz FUNDAMENTAL CRYSTAL OR CLOCK INPUT, THE FOLLOWING FOUR TABLES APPLY:

Table 6. A CLOCKS SELECT TABLE (outputs in MHz)

| ACS1 | ACS0 | CLKA1 | CLKA2 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 50 | off (low) |
| 0 | M | Test | Test |
| 0 | 1 | 37.5 | off (low) |
| 1 | 0 | 16.6667 | 8.3333 |
| 1 | M | Test | Test |
| 1 | 1 | 33.3333 | 16.6667 |

Table 7. B CLOCKS SELECT TABLE (outputs in MHz)

| BCS1 | BCS0 | CLKB1 | CLKB2 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | Test | Test |
| 0 | M | 33.3333 | 16.6667 |
| 0 | 1 | 50 | 25 |
| 1 | 0 | 41.6667 | 20.8333 |
| 1 | M | Test | Test |
| 1 | 1 | 66.6667 | 33.3333 |

Table 8. C CLOCKS SELECT TABLE (outputs in MHz)

| CCS | CLKC1 | CLKC2 |
| :---: | :---: | :---: |
| 0 | 62.5 | 62.5 |
| M | Test | Test |
| 1 | 37.5 | 37.5 |

Table 9. REFERENCE OUTPUT CLOCK FREQUENCY (in MHz)

| REFOUT |
| :---: |
| 12.5 |

0 = connect directly to GND
$\mathrm{M}=$ leave unconnected (automatically self biases to $\mathrm{V}_{\mathrm{DD}} / 2$ ) 1 = connect directly to $V_{D D}$

Table 10. ATTRIBUTES

| Characteristics | Value |  |
| :--- | ---: | :---: |
| ESD Protection | Human Body Model <br> Machine Model | $>2 \mathrm{kV}$ <br> $>200 \mathrm{~V}$ |
| R PU - Internal Input Pull-up Resistor | BCS1, OE <br> ACS1 | $430 \mathrm{k} \Omega$ <br> $120 \mathrm{k} \Omega$ |
| Z OUT - Nominal Output Impedance |  | $20 \Omega$ |
| Moisture Sensitivity (Note 2) | QSOP-20 | Level 1 |
| Flammability Rating | Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in |
| Transistor Count | 16700 |  |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test |  |  |

2. For additional information, see Application Note AND8003/D.

Table 11. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Positive Power Supply | GND $=0 \mathrm{~V}$ | 4.5 | V |
| $\mathrm{V}_{10}$ | All Inputs and Outputs | GND $=0 \mathrm{~V}$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance (Junction-to-Ambient) (Note 3) | 01 fpm $1 \mathrm{~m} / \mathrm{s}$ air flow $3 \mathrm{~m} / \mathrm{s}$ air flow | $\begin{aligned} & 135 \text { typ } \\ & 93 \text { typ } \\ & 78 \text { typ } \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |
| $\theta_{\mathrm{Jc}}$ | Thermal Resistance (Junction-to-Case) (Note 3) |  | 60 typ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {sol }}$ | Wave Solder Tempearture - Pb-Free | $\leq 20 \mathrm{sec}$ | 260 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
3. JEDEC standard multilayer board - 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 12. DC CHARACTERISTICS $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, G N D=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol | Characteristic | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |

POWER SUPPLY

| $\mathrm{V}_{\mathrm{DD}}$ | Power Supply Voltage; GND $=0 \mathrm{~V}$ | 3.0 | 3.3 | 3.6 | V |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current for $\mathrm{V}_{\mathrm{DD}}$ (Inputs and Outputs Open) |  | 40 | 60 | mA |

## OUTPUTS

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage; $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-25 \mathrm{~mA}$ <br> $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | 2.4 <br> $\mathrm{~V}_{\mathrm{DD}}-0.4$ |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output LOW Voltage; | $\mathrm{I}_{\mathrm{OL}}=25 \mathrm{~mA}$ |  |  | V |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current, Each Output |  |  | 0.8 | V |

## X1/CLK INPUT PIN, ONLY

| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | $\mathrm{V}_{\mathrm{DD}} / 2+1$ |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  | $\mathrm{V}_{\mathrm{DD}} / 2-1$ | V |

TRI-LEVEL TYPE INPUTS: ACSO, BCSO, CCS

| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | $\mathrm{V}_{\mathrm{DD}}-0.5$ |  |  | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  | 0.5 | V |

TWO-LEVEL TYPE INPUTS: ACS1, BCS1, OE

| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 2.0 |  |  | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  | 0.8 | V |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 13. AC CHARACTERISTICS $V_{D D}=3.3 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}, \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol | Characteristic | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{IN}}$ | Input Frequency, Crystal or Clock | 10 | 12.5 or 25 | 27 | MHz |
| $\mathrm{t}_{\mathrm{DC}}$ | Output Clock Duty Cycle at $\mathrm{V}_{\mathrm{DD}} / 2,15 \mathrm{pF}$ Load | 40 | 50 | 60 | $\%$ |
|  | Frequency Error, all clocks, 15 pF Load |  |  | 0 | ppm |
| $\mathrm{t}_{\text {or, }, \mathrm{t}_{\text {of }}}$ | Output Rise/Fall Times; 0.8 V to 2.0 V, 15 pF Load |  |  | 1.5 | ns |
|  | Absolute Jitter, short-term; variation from mean, 15 pF Load |  | $\pm 120$ |  | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

## NB3N65027

## External Components

The NB3N65027 requires a minimum number of external components for proper operation.

## Decoupling Capacitor

Decoupling capacitors of $0.01 \mu \mathrm{~F}$ must be connected between each $\mathrm{V}_{\mathrm{DD}}$ and GND (pins 4 and 6, pins 16 and 14), as close to the device as possible. For optimum device performance, the decoupling capacitor should be mounted on the component side of the PCB. Avoid the use of vias in the decoupling circuit.

## Series Termination Resistor

When the PCB trace between the clock outputs and the loads are over 1 inch, series termination should be used. To series terminate a $50 \Omega$ trace (a commonly used trace impedance), place a $33 \Omega$ resistor in series with the clock line as close to the clock output pin as possible. The nominal impedance of the clock output is $20 \Omega$.

## Crystal Information

The crystal used should be a fundamental mode (do not use third overtone), parallel resonant. Crystal load capacitors should be connected from pins X1 to ground and X2 to ground to optimize the frequency accuracy, See Figure 1.

A crystal in parallel resonance will require the spec $\mathbf{C}_{\mathbf{L}}$ as a balanced loading for each side of the crystal, so $\mathbf{C}_{\mathbf{L}}$ is distributed in two equal series load caps, $\mathbf{C}_{\mathbf{L} 1}$ and $\mathbf{C}_{\mathbf{L} 2}$. All stray and additional capacitance must be subtracted from this total loading.

1. Crystal load capacitance, CL, is:

$$
\mathrm{CL}=\left(\frac{\mathrm{C}_{\mathrm{L} 1} \cdot \mathrm{C}_{\mathrm{L} 2}}{\mathrm{C}_{\mathrm{L} 1}+\mathrm{C}_{\mathrm{L} 2}}\right)
$$

Where:
$\mathrm{C}_{\mathrm{L}}=$ Crystal Spec Load Capacitance
$\mathrm{C}_{\mathrm{L} 1}=\mathrm{X} 1$ Pin Total Load Capacitance
$\mathrm{C}_{\mathrm{L} 2}=\mathrm{X} 2$ Pin Total Load Capacitance
2. If $\mathrm{CL}=18 \mathrm{pF}$, then $\mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=2 \mathrm{CL}$, or 36 pF .

Stray capacitance, $\mathrm{C}_{\mathrm{LS} 1}$ and $\mathrm{C}_{\mathrm{LS} 2}$, must be considered and subtracted from each total load capacitance, $\mathrm{C}_{\mathrm{L} 1}$ and $\mathrm{C}_{\mathrm{L} 2}$.

Furthermore:

$$
\begin{aligned}
& \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{LX} 1}+\mathrm{C}_{\mathrm{LS} 1} \\
& \mathrm{C}_{\mathrm{L} 2}=\mathrm{C}_{\mathrm{LX} 2}+\mathrm{C}_{\mathrm{LS} 2}
\end{aligned}
$$

Where:
$\mathrm{C}_{\mathrm{LX} 1}=$ Load Capacitor Board Component for $\mathrm{C}_{\mathrm{L} 1}$
$\mathrm{C}_{\mathrm{LX} 2}=$ Load Capacitor Board Component for $\mathrm{C}_{\mathrm{L} 2}$
$\mathrm{C}_{\mathrm{LS} 1}=$ Stray Load Capacitance at X1
$\mathrm{C}_{\mathrm{LS} 2}=$ Stray Load Capacitance at X2
As an example, for 4 pF of stray capacitance, $\mathrm{C}_{\mathrm{LS} 1}=\mathrm{C}_{\mathrm{LS} 2}$ $=4 \mathrm{pF}$, then, Board Component Capacitors $\mathrm{C}_{\mathrm{LX} 1}=\mathrm{C}_{\mathrm{LX} 2}=$ $2 \mathrm{CL}-\mathrm{C}_{\mathrm{LS}(1 \text { or2) })}$ or $36 \mathrm{pF}-4 \mathrm{pF}=32 \mathrm{pF}$.

Table 14. RECOMMENDED CRYSTAL PARAMETERS

| Parameter | Value |
| :--- | :---: |
| Crystal Cut | Fundamental AT Cut |
| Resonance | Parallel Resonance |
| Load Capacitance | 18 pF |
| Operating Range | -40 to $+85^{\circ} \mathrm{C}$ |
| Shunt Capacitance | 5 pF Max |
| Equivalent Series Resistance (ESR) | $50 \Omega$ Max |
| Correlation Drive Level | 1.0 mW Max |

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| NB3N65027DTG | QSOP20 <br> (Pb-Free) | 55 Units / Rail |
| NB3N65027DTR2G | QSOP20 <br> (Pb-Free) | $2500 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## NB3N65027

## PACKAGE DIMENSIONS

QSOP20
CASE 492AC-01
ISSUE O


SOLDERING FOOTPRINT


ON Semiconductor and (iII) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

