

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or unavteries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is and its officers, employees, even if such claim any manner.

FAIRCHILD

SEMICONDUCTOR

74ABT16500 18-Bit Universal Bus Transceivers with 3-STATE Outputs

General Description

The ABT16500 18-bit universal bus transceiver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (\overline{CLKAB} and \overline{CLKBA}) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if \overline{CLKAB} is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of \overline{CLKAB} . Output-enable OEAB is active-high. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses $\overline{\text{OEBA}},$ LEBA, and $\overline{\text{CLKBA}}.$ The output enables are com-

plementary (OEAB is active HIGH and $\overline{\text{OEBA}}$ is active LOW).

April 1993

Revised January 1999

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Features

- Combines D-Type latches and D-Type flip-flops for operation in transparent, latched, or clocked mode
- Flow-through architecture optimizes PCB layout
- Guaranteed latch-up protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability

Ordering Code:

Order Number	Package Number	Package Description			
74ABT16500CSSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide			
74ABT16500CMTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide			

Devices also available in Tape and Reel. Specify by appending the letter suffix "X" to the ordering code.

Connection Diagram

Pin Ass	ignment f	or	SSOP
OEAB		56	— GND
LEAB-	2	55	CLKAB
A1-	3	54	— в,
GND —	4	53	— GND
A2-	5	52	B ₂
A3 -	6	51	— в 3
v _{cc} —	7	50	-v _{cc}
A4-	8	49	-B4
A5-	9	48	- B ₅
A ₆ —	10	47	— ө _б
GND —	11	46	GND
A7-	12	45	- B ₇
A ₈ -	13	44	— ө ₈
A9 -	14	43	— B ₉
A ₁₀	15	42	— в ₁₀
A ₁₁ -	16	41	-B ₁₁
A ₁₂ -	17	40	-B ₁₂
GND —	18	39	GND
A ₁₃ -	19	38	-B ₁₃
A ₁₄ -	20	37	-B ₁₄
A15-	21	36	-B ₁₅
v _{cc} -	22	35	-v _{cc}
A16	23	34	— в _{1 б}
A ₁₇ -	24	33	-B ₁₇
GND -	25	32	GND
A18	26	31	-B ₁₈
OEBA -	27	30	CLKBA
LEBA —	28	29	GND

Function Table (Note 1)


	Inputs					
OEAB	LEAB	CLKAB	Α	В		
L	Х	Х	Х	Z		
н	Н	х	L	L		
н	н	Х	н	н		
н	L	\downarrow	L	L		
н	L	\downarrow	н	н		
н	L	н	Х	B ₀ (Note 2)		
н	L	L	Х	B ₀ (Note 3)		

Note 1: A-to-B data flow is shown: B-to-A flow is similar but uses $\overline{\text{OEBA}},$ LEBA, and $\overline{\text{OLKBA}}.$

Note 2: Output level before the indicated steady-state input conditions were established.

Note 3: Output level before the indicated steady-state input conditions were established, provided that CLKAB was LOW before LEAB went LOW.

© 1999 Fairchild Semiconductor Corporation DS011581.prf



Absolute Maximum Ratings(Note 4)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 5)	-0.5V to +7.0V
Input Current (Note 5)	-30 mA to +5.0 mA
Voltage Applied to Any Output	
in the Disabled or	
Power-off State	-0.5V to 5.5V
in the HIGH State	-0.5V to V _{CC}
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

DC Latchup Source Current Over Voltage Latchup (I/O)

Recommended Operating Conditions

Free Air Ambient Temperature	$-40^{\circ}C$ to $+85^{\circ}C$			
Supply Voltage	+4.5V to +5.5V			
Minimum Input Edge Rate ($\Delta V/\Delta t$)				
Data Input	50 mV/ns			
Enable Input	20 mV/ns			
Note 4: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.				

74ABT16500

–500 mA 10V

Note 5: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Мах	Units	v _{cc}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
VIL	Input LOW Voltage			0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	2.5			V	Min	$I_{OH} = -3 \text{ mA}$
		2.0			V	Min	I _{OH} = -32 mA
V _{OL}	Output LOW Voltage			0.55	V	Min	I _{OL} = 64 mA
IIH	Input HIGH Current			1	μA	Max	V _{IN} = 2.7V (Note 6)
				1			$V_{IN} = V_{CC}$
I _{BVI}	Input HIGH Current Breakdown Test			7	μΑ	Max	V _{IN} = 7.0V
IIL	Input LOW Current			-1	μΑ	Max	V _{IN} = 0.5V (Note 6)
				-1			$V_{IN} = 0.0V$
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA
							All Other Pins Grounded
I _{IH} +	Output Leakage Current			10	μΑ	0 – 5.5V	$V_{OUT} = 2.7V; \overline{OE}, OE = 2.0V$
I _{OZH}							
I _{IL} +	Output Leakage Current			-10	μA	0-5.5V	$V_{OUT} = 0.5V; \overline{OE}, OE = 2.0V$
I _{OZL}							
I _{OS}	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0V$
ICEX	Output HIGH Leakage Current			50	μA	Max	$V_{OUT} = V_{CC}$
I _{ZZ}	Bus Drainage Test			100	μA	0.0	V _{OUT} = 5.5V; All Others GND
I _{CCH}	Power Supply Current			1.0	mA	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			68	μΑ	Max	An or Bn Outputs Low
I _{CCZ}	Power Supply Current			1.0	mA	Max	$\overline{OE}_n = V_{CC},$
							All Others at V _{CC} or GND
ICCT	Additional I _{CC} /Input			2.5	mA	Max	$V_I = V_{CC} - 2.1V$
							All Others at V _{CC} or GND
ICCD	Dynamic I _{CC} No Load				mA/	Max	Outputs Open
	(Note 6)			0.23	MHz		Transparent Mode
							One Bit Toggling, 50% Duty Cycle

Note 6: Guaranteed, but not tested.

74ABT16500

DC Electrical Characteristics

AC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	V _{cc}	Conditions $C_L = 50 \text{ pF}; R_L = 500\Omega$
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		0.7	1.2	V	5.0	$T_A = 25^{\circ}C$ (Note 7)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.5	-1.0		V	5.0	T _A = 25°C (Note 7)
V _{OHV}	Minimum HIGH Level Dynamic Output Voltage	2.5	3.0		V	5.0	$T_A = 25^{\circ}C$ (Note 8)
VIHD	Minimum HIGH Level Dynamic Input Voltage	2.2	1.8		V	5.0	T _A = 25°C (Note 9)
V _{ILD}	Maximum LOW Level Dynamic Input Voltage		1.2	0.8	V	5.0	T _A = 25°C (Note 9)
Note 7: M	ax number of outputs defined as (n). n - 1 data inputs	are driven 0	V to 3V. One	e output at LO	OW. Guarant	eed, but not	tested.

Note 8: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output at 20V. Odaranteed, but not tested.

Note 9: Max number of data inputs (n) switching. n – 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{ILD}).

Guaranteed, but not tested.

$\textbf{T}_{\textbf{A}}=+\textbf{25}^{\circ}\textbf{C}$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$ $V_{CC} = +5V$ $V_{CC}=4.5V\text{--}5.5V$ Symbol Parameter Units $C_L = 50 \ pF$ $C_L = 50 \text{ pF}$ Min Тур Max Min Max f_{max} Maximum Clock Frequency 150 200 150 MHz t_{PLH} Propagation Delay 1.5 2.7 4.6 1.5 4.6 ns A or B to B or A 1.5 3.2 4.6 1.5 4.6 t_{PHL} 3.1 5.0 5.0 Propagation Delay 1.5 1.5 ns t_{PLH} LEAB or LEBA to B or A 1.5 3.6 5.0 1.5 5.0 t_{PHL} t_{PLH} Propagation Delay 1.5 3.4 5.3 1.5 5.3 ns t_{PHL} CLKAB or CLKBA to B or A 1.5 3.7 5.3 1.5 5.3 t_{PZH} Propagation Delay 1.5 2.7 5.6 1.5 5.6 ns t_{PZL} 3.0 5.6 1.5 5.6 OEAB or OEBA to B or A 1.5 3.7 6.0 t_{PHZ} Propagation Delay 1.5 6.0 1.5 ns 3.2 1.5 6.0 1.5 6.0 t_{PLZ} OEAB or OEBA to B or A

Symbol	Parameter	V _{CC}	+25°C = +5V 50 pF	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_{I} = 50 \text{ pF}$		Units
		Min	Max	Min	Max	
t _S (H)	Setup Time,	4.5		4.5		ns
t _S (L)	A to CLKAB	4.5		4.5		
t _H (H)	Hold Time,	0		0		ns
t _H (L)	A to CLKAB	0		0		
t _S (H)	Setup Time,	4.0		4.0		ns
t _S (L)	B to CLKBA	4.0		4.0		
t _H (H)	Hold Time,	0		0		ns
t _H (L)	B to CLKBA	0		0		
t _S (H)	Setup Time, A to LEAB	1.5		1.5		ns
t _S (L)	or B to LEBA, CLK HIGH	1.5		1.5		
t _H (H)	Hold Time, A to LEAB	1.5		1.5		
t _H (L)	or B to LEBA, CLK HIGH	1.5		1.5		ns
t _S (H)	Setup Time, A to LEAB	4.5		4.5		ns
t _S (L)	or B to LEBA, CLK LOW	4.5		4.5		
t _H (H)	Hold Time, A to LEAB	1.5		1.5		ns
t _H (L)	or B to LEBA, CLK LOW	1.5		1.5		
t _W (H)	Pulse Width,	3.3		3.3		ns
t _W (L)	LEAB or LEBA, HIGH	3.3		3.3		
t _W (H)	Pulse Width, CLKAB	3.3		3.3		ns
t _W (L)	or CLKBA, HIGH or LOW	3.3		3.3		

Extended AC Electrical Characteristics

Symbol	Parameter	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V-5.5V$ $C_{L} = 50 \text{ pF}$ 18 Outputs Switching (Note 10)		$\label{eq:constraint} \begin{array}{l} T_A = -40^\circ C \ to +85^\circ C \\ V_{CC} = 4.5 V - 5.5 V \\ C_L = 250 \ pF \\ 1 \ Output \ Switching \\ (Note 11) \end{array}$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_L = 250 \text{ pF}$ 18 Outputs Switching (Note 12)		Units	
		Min	Тур	Max	Min	Max	Min	Max	
t _{PLH}	Propagation Delay	1.5		6.5	2.0	7.0	2.5	9.9	
t _{PHL}	Data to Outputs	1.5		6.5	2.0	7.0	2.5	9.2	ns
t _{PLH}	Propagation Delay	1.5		6.0	2.0	7.5	2.5	8.5	
t _{PHL}	LEAB or LEBA to B or A	1.5		6.0	2.0	7.5	2.5	8.5	ns
t _{PLH}	Propagation Delay	1.5		6.2	2.0	7.7	2.5	8.5	
t _{PHL}	CLKAB or CLKBA to B or A	1.5		6.2	2.0	7.7	2.5	8.5	ns
t _{PZH}	Output Enable Time	1.5		6.5	2.0	7.0	2.5	8.5	
t _{PZL}		1.5		6.5	2.5	7.0	2.5	8.5	ns
t _{PHZ}	Output Disable	1.5		6.5	(Not	e 13)	(Not	e 13)	
t _{PLZ}	Time	1.5		6.5					ns

Note 10: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 11: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 12: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 13: 3-STATE delays are dominated by the RC network (500Ω , 250 pF) on the output and have been excluded from the datasheet.

www.fairchildsemi.com

74ABT16500

74ABT16500

		T _A = −40°C to +85°C V _{CC} = 4.5V−5.5V	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$	
Symbol	Parameter	C _L = 50 pF	C _L = 250 pF	Units
Oymbol	rarameter	18 Outputs Switching	18 Outputs Switching	onita
		(Note 14)	(Note 15)	
		Max	Max	
OSHL	Pin to Pin Skew	2.0	2.8	ns
Note 16)	HL Transitions			115
OSLH	Pin to Pin Skew	2.0	2.5	ns
Note 16)	LH Transitions			115
PS	Duty Cycle	2.0	2.8	ns
Note 17)	LH–HL Skew			ns
OST	Pin to Pin Skew	2.5	3.0	
Note 16)	LH/HL Transitions			ns
PV	Device to Device Skew	3.0	3.5	ns
(Note 18)	LH/HL Transitions			ns

Note 14: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.)

Note 15: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.


Note 16: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSHL}), LOW-to-HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t_{OST}). The specification is guaranteed but not tested.


Note 17: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested. Note 18: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.


Capacitance

Symbol	Parameter	Тур	Units	Conditions T _A = 25°C
C _{IN}	Input Capacitance	5.0	pF	$V_{CC} = 0.0V$
C _{I/O} (Note 19)	Output Capacitance	11.0	pF	$V_{CC} = 5.0V$

Note 19: C_{I/O} is measured at frequency f = 1 MHz per MIL-STD-883, Method 3012.







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

Downloaded from Arrow.com.