High Current LED Driver

This device is designed to replace discrete solutions for driving LEDs in low voltage AC–DC applications 5.0 V, 12 V or 24 V. An external resistor allows the circuit designer to set the drive current for different LED arrays. This discrete integration technology eliminates individual components by combining them into a single package, which results in a significant reduction of both system cost and board space. The device is a small surface mount package (SO–8).

Features

- Supplies Constant LED Current for Varying Input Voltages
- External Resistor Allows Designer to Set Current up to 500 mA
- Offered in Surface Mount Package Technology (SO-8)
- AEC-Q101 Qualified and PPAP Capable
- NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements
- Pb-Free Package is Available

Benefits

- Maintains a Constant Light Output During Battery Drain
- One Device can be used for Many Different LED Products
- Reduces Board Space and Component Count
- Simplifies Circuit and System Designs

Typical Applications

- Portables: For Battery Back–up Applications, also Simple Ni–CAD Battery Charging
- Industrial: Low Voltage Lighting Applications and Small Appliances
- Automotive: Tail Lights, Directional Lights, Back-up Light, Dome Light


Pin	Symbol	Description
1	V _{in}	Positive input voltage to the device
2	Boost	This pin may be used to drive an external transistor as described in the App Note AND8198/D.
3	R _{ext}	An external resistor between R_{ext} and V_{in} pins sets different current levels for different application needs
4	GND	Ground
5, 6, 7, 8	I _{out}	The LEDs are connected from these pins to ground



ON Semiconductor®


http://onsemi.com

PIN CONFIGURATION



MARKING DIAGRAM





- A = Assembly Location
- Y = Year
- WW = Work Week
- = Pb–Free Device

ORDERING INFORMATION

Device	Package	Shipping [†]
NUD4001DR2	SO-8	2500 / Tape & Reel
NUD4001DR2G	SO-8 (Pb-Free)	2500 / Tape & Reel
NSVD4001DR2G	SO-8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

© Semiconductor Components Industries, LLC, 2011 November, 2011 – Rev. 7

MAXIMUM RATINGS (T_A = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Continuous Input Voltage	V _{in}	30	V
Non-repetitive Peak Input Voltage (t \leq 1.0 ms)	V _p	60	V
Output Current (For $V_{drop} \le 2.2 \text{ V}$) (Note 1)	l _{out}	500	mA
Output Voltage	V _{out}	28	V
Human Body Model (HBM)	ESD	1000	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. $V_{drop} = V_{in} - 0.7 V - V_{LEDs}$.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Operating Ambient Temperature	T _A	-40 to +125	°C
Maximum Junction Temperature	TJ	150	°C
Storage Temperature	T _{STG}	-55 to +150	°C
Total Power Dissipation (Note 2) Derating above 25°C (Figure 3)	PD	1.13 9.0	W mW/°C
Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{ heta JA}$	110	°C/W
Thermal Resistance, Junction-to-Lead (Note 2)	$R_{ hetaJL}$	77	°C/W

2. Mounted on FR-4 board, 2 in sq pad, 2 oz coverage.


ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Current1 ($V_{in} = 12 \text{ V}, \text{ R}_{ext} = 2.0 \Omega, \text{ V}_{LEDs} = 10 \text{ V}$)	I _{out1}	305	325	345	mA
Output Current2 ($V_{in} = 30 \text{ V}, \text{ R}_{ext} = 7.0 \Omega, \text{ V}_{LEDs} = 24 \text{ V}$)	I _{out2}	95	105	115	mA
Bias Current (V _{in} = 12 V, R _{ext} = Open, V _{LEDs} = 10 V)	I _{Bias}	-	5.0	8.0	mA
Voltage Overhead (Note 3)	V _{over}	1.4	_	-	V

3. $V_{over} = V_{in} - V_{LEDs}$.

TYPICAL PERFORMANCE CURVES

(T_A = 25°C unless otherwise noted)




Temperature


APPLICATION INFORMATION

Design Guide

- 1. Define LED's current: a. $I_{LED} = 350 \text{ mA}$
- 2. Calculate Resistor Value for R_{ext} : a. $R_{ext} = V_{sense}$ (see Figure 2) / I_{LED} b. $R_{ext} = 0.7$ ($T_J = 25$ °C)/ 0.350 = 2.0 Ω
- 3. Define V_{in}: a. Per example in Figure 6, V_{in} = 12 V
- 4. Define V_{LED} @ I_{LED} per LED supplier's data sheet:
 - a. Per example in Figure 6, $V_{LED} = 3.5 \text{ V} + 3.5 \text{ V} + 3.5 \text{ V} = 10.5 \text{ V}$
- 5. Calculate V_{drop} across the NUD4001 device: a. $V_{drop} = V_{in} - V_{sense} - V_{LED}$
 - b. $V_{drop} = 12 \text{ V} 0.7 \text{ V} (T_J = 25 \text{ °C}) 10.5 \text{ V}$
 - c. $V_{drop} = 0.8 V$
- 6. Calculate Power Dissipation on the NUD4001 device's driver:
 a. P_{D_driver} = V_{drop} * I_{out}
 b. P_{D_driver} = 0.8 V x 0.350 A
 - $D_{\text{driver}} = 0.8 \text{ V } \times 0.550 \text{ J}$
 - c. $P_{D_{driver}} = 0.280$ Watts
- 7. Establish Power Dissipation on the NUD4001 device's control circuit per Figure 4:
 a. P_{D_control} = Figure 4, for 12 V input voltage
 b. P_{D_control} = 0.055 W
- 8. Calculate Total Power Dissipation on the device:
 a. P_{D_total} = P_{D_driver} + P_{D_control}
 b. P_{D total} = 0.280 W + 0.055 W = 0.335 W
- 9. If P_{D_total} > 1.13 W (or derated value per Figure 3), then select the most appropriate recourse and repeat steps 1 through 8:
 a. Reduce V_{in}
 - b. Reconfigure LED array to reduce V_{drop}
 - c. Reduce Iout by increasing Rext
 - d. Use external resistors or parallel device's configuration (see application note AND8156)
- Calculate the junction temperaure using the thermal information on Page 7 and refer to Figure 5 to check the output current drop due to the calculated junction temperature. If desired, compensate it by adjusting the value of R_{ext}.



TYPICAL APPLICATION CIRCUITS






Figure 9. NUD4001 Device Configuration for PWM




Figure 10. 12 Vac landscape lighting application circuit using the NUD4001 device to drive three 350 mA LEDs.

THERMAL INFORMATION

NUD4001, NSVD4001 Power Dissipation

The power dissipation of the SO–8 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient, and the operating temperature, T_A . Using the values provided on the data sheet for the SO–8 package, P_D can be calculated as follows:

$$P_{D} = \frac{T_{Jmax} - T_{A}}{R_{\theta}JA}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device which in this case is 1.13 W.

$$P_{D} = \frac{150^{\circ}C - 25^{\circ}C}{110^{\circ}C} = 1.13 W$$

The 110° C/W for the SO–8 package assumes the use of a FR–4 copper board with an area of 2 square inches with 2 oz coverage to achieve a power dissipation of 1.13 W. There are other alternatives to achieving higher dissipation from the SOIC package. One of them is to increase the copper area to

reduce the thermal resistance. Figure 11 shows how the thermal resistance changes for different copper areas. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad®. Using a board material such as Thermal Clad or an aluminum core board, the power dissipation can be even doubled using the same footprint.




Figure 11. 0JA versus Board Area





Figure 12. Transient Thermal Response

Thermal Clad is a registered trademark of the Bergquist Company.

onsemi



DATE 16 FEB 2011


NOTES: 1. DIMENSIONING AND TOLERANCING PER

- DIMENSIONING AND TOLEHANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 2 3.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) 4
- PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR 5. PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL
- IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07. 6.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27 BSC		0.050 BSC		
н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
к	0.40	1.27	0.016	0.050	
м	0 °	8 °	0 °	8 °	
Ν	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

GENERIC **MARKING DIAGRAM***

A



А = Assembly Location

- Y = Year
- = Work Week ww
 - = Pb-Free Package

-

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

 $\left(\frac{mm}{inches}\right)$

SCALE 6:1

SOIC-8 NB CASE 751-07

DOCUMENT NUMBER:	98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	DESCRIPTION: SOIC-8 NB		PAGE 1 OF 2		
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.					

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. З. COLLECTOR EMITTER 4. 5 FMITTER BASE 6. 7. BASE 8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7 8. SOURCE STYLE 9 PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 COLLECTOR, DIE #2 EMITTER, COMMON 3 4. 5. EMITTER, COMMON BASE, DIE #2 BASE, DIE #1 6. 7. EMITTER, COMMON 8. STYLE 13: PIN 1. N.C SOURCE 2. 3 SOURCE GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT З. V10UT TXE 4. 5. RXE 6. VFF GND 7. 8. ACC STYLE 21: PIN 1. CATHODE 1 CATHODE 2 2. 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C З. REXT 4. GND 5. IOUT IOUT 6. 7. IOUT 8. IOUT STYLE 29:

STYLE 2: PIN 1. COLLECTOR, DIE, #1 COLLECTOR, #1 2. COLLECTOR, #2 З. COLLECTOR, #2 4 5 BASE #2 EMITTER, #2 6. BASE, #1 8. EMITTER, #1 STYLE 6: PIN 1. SOURCE 2. DRAIN З. DRAIN SOURCE 4. SOURCE 5. 6. GATE 7 GATE 8. SOURCE STYLE 10: PIN 1. GROUND 2. BIAS 1 OUTPUT 3. GROUND 4. 5. GROUND 6. BIAS 2 INPUT 7. GROUND 8. STYLE 14 PIN 1. N-SOURCE N-GATE 2. 3 P-SOURCE P-GATE 4. P-DRAIN 5. 6. P-DRAIN N-DRAIN 7. 8. N-DRAIN STYLE 18 PIN 1. ANODE 2. ANODE 3 SOURCE GATE 4. DRAIN 5. 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22 PIN 1. I/O LINE 1 COMMON CATHODE/VCC 2 3 COMMON CATHODE/VCC I/O LINE 3 4. COMMON ANODE/GND 5. 6. I/O LINE 4 7 1/0 LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt ENABLE З. 4. ILIMIT 5. SOURCE SOURCE 6. 7. SOURCE 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. 4 SOURCE 2 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

7.

8. GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4 5 GATE #2 SOURCE, #2 6. GATE, #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS З. THIRD STAGE SOURCE GROUND 4. DRAIN 5. 6. GATE 3 SECOND STAGE Vd 7 8. FIRST STAGE Vd STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3 SOURCE 2 GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. DRAIN 1 8. STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3 ANODE 1 ANODE 1 4. CATHODE, COMMON 5. CATHODE, COMMON CATHODE, COMMON 6. 7. 8. CATHODE, COMMON STYLE 19: PIN 1. SOURCE 1 2. GATE 1 SOURCE 2 3. GATE 2 4. DRAIN 2 5. 6. MIRROR 2 DRAIN 1 7. MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND 2. 3 COMMON ANODE/GND LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7 LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI O UVLO З. INPUT+ 4. 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: PIN 1. ANODE ANODE 2. ANODE З. 4. ANODE 5 ANODE ANODE 6. 7. ANODE 8. COMMON CATHODE STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE, #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER #1 7 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE 2. SOURCE SOURCE GATE 3. 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 16: PIN 1. EMITTER, DIE #1 BASE, DIE #1 2. EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 COLLECTOR, DIE #2 COLLECTOR, DIE #1 6. 7. 8. COLLECTOR, DIE #1 STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) SOURCE (P) 3. 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. CATHODE 5. 6. CATHODE COLLECTOR/ANODE 7 COLLECTOR/ANODE 8. STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V MON VBULK 6. 7. VBULK 8. VIN

DOCUMENT NUMBER:	98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		
onsemi and ONSEMI, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves					

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

BASE, DIE #1

EMITTER, #1 BASE, #2

EMITTER, #2

COLLECTOR, #2

COLLECTOR, #2

COLLECTOR, #1

COLLECTOR #1

PIN 1.

2.

З.

4.

5.

6.

7. 8

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclorating, or solication of use products for any particular purpose, not occes of series assume any maturing ansing on series of the application of use of any product or circuit, and specifically disclorations any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights or other standards, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death Associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

٥