# 2.5 V / 3.3 V Multilevel Input to Differential LVPECL/LVNECL Clock or Data Receiver/Driver/Translator Buffer

#### Description

The NB6L16 is a high precision, low power ECL differential clock or data receiver/driver/translator buffer. The device is functionally equivalent to the EL16, EP16, LVEL16 and NBSG16 devices. With output transition times of 70 ps, it is ideally suited for high frequency, low power systems. The device is targeted for Backplane buffering, GbE clock/data distribution, Fibre Channel distribution and SONET clock/data distribution applications.

Input accept LVNECL (Negative ECL), LVPECL (Positive ECL), LVTTL, LVCMOS, CML, or LVDS. Outputs are 800 mV ECL signals.

The  $V_{BB}$  pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and  $V_{CC}$  via a 0.01  $\mu F$  capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open.

#### **Features**

- Input Clock Frequency ≥ 6 GHz
- Input Data Rate Frequency ≥ 6 Gb/s
- Low 12 mA Typical Power Supply Current
- 70 ps Typical Rise/Fall Times
- 130 ps Input Propagation Delay
- On-Chip Reference for ECL Single-Ended Input V<sub>BB</sub> Output
- PECL Mode Operating Range:

$$V_{CC} = 2.375 \text{ V to } 3.465 \text{ V with } V_{EE} = 0 \text{ V}$$

• NECL Mode Operating Range:

$$V_{CC} = 0 \text{ V}$$
 with  $V_{EE} = -2.375 \text{ V}$  to  $-3.465 \text{ V}$ 

- Open Input Default State
- LVDS, LVPECL, LVNECL, LVCMOS, LVTTL and CML Input Compatible
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



#### ON Semiconductor®

#### www.onsemi.com



SOIC-8 NB D SUFFIX CASE 751-07



TSSOP-8 DT SUFFIX CASE 948R-02

#### **MARKING DIAGRAMS\***



SOIC-8 NB



TSSOP-8

A = Assembly Location

L = Wafer Lot

Y = Year

W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note <u>AND8002/D</u>.

#### **ORDERING INFORMATION**

Device	Package	Shipping†
NB6L16DG	SOIC-8 NB (Pb-Free)	98 Units / Tube
NB6L16DR2G	SOIC-8 NB (Pb-Free)	2500 Tape & Reel
NB6L16DTG	TSSOP-8 (Pb-Free)	100 Units / Tube
NB6L16DTR2G	TSSOP-8 (Pb-Free)	2500 Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. Pinout (Top View) and Logic Diagram

# **Table 1. PIN DESCRIPTION**

Pin	Name	I/O	Default State	Description
1	NC	-	-	No Connect. The NC pin is electrically connected to the die and MUST be left open.
2	D	LVDS, CML, LVPECL, LVNECL, LVTTL, LVCMOS Input	LOW	Non-inverted differential clock/data input. Internal 75 k $\Omega$ to $V_{CC}$ and 37.5 k $\Omega$ to $V_{EE}.$
3	D	LVDS, CML, LVPECL, LVNECL, LVTTL, LVCMOS Input	HIGH	Inverted differential clock/data input. Internal 37.5 k $\Omega$ to $V_{CC}$ and 75 k $\Omega$ to $V_{EE}.$
4	$V_{BB}$	-	-	Internally generated ECL reference voltage supply.
5	V <sub>EE</sub>	-	-	Negative power supply voltage.
6	Q	ECL Output		Inverted differential ECL output. Typically terminated with 50 $\Omega$ resistor to $V_{CC}-2.0~\text{V}.$
7	Q	ECL Output		Non-inverted differential ECL output. Typically terminated with 50 $\Omega$ resistor to $V_{CC}-2.0\ V.$
8	V <sub>CC</sub>	-	-	Positive power supply voltage.

# **Table 2. ATTRIBUTES**

Characteristics		Value
Internal Input Default State Resistor	(R1)	37.5 kΩ
Internal Input Default State Resistor	(R2)	75 kΩ
ESD Protection Human Body Model Machine Model Charged Device Model		> 2 kV > 100 V > 1 kV
Moisture Sensitivity, Indefinite Time Out of	Drypack (Note 1)	Pb-Free Pkg
SOIC-8 NB TSSOP-8		Level 1 Level 3
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 1.125 in
Transistor Count		167
Meets or exceeds JEDEC Spec EIA/JESE	78 IC Latchup Test	

<sup>1.</sup> For additional information, see Application Note AND8003/D.

**Table 3. MAXIMUM RATINGS** 

Symbol	Parameter	Condition 1	Condition 2	Rating	Un- its
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		3.6	٧
V <sub>EE</sub>	NECL Mode Power Supply	V <sub>CC</sub> = 0 V		-3.6	٧
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$\begin{array}{c} V_I \leq V_{CC} \\ V_I \geq V_{EE} \end{array}$	3.6 -3.6	V
l <sub>out</sub>	Output Current	Continuous Surge		25 50	mA
V <sub>INPP</sub>	Differential Input Voltage $ D - \overline{D} $	$\begin{array}{c} V_{CC} - V_{EE} \geq 2.8 \ V \\ V_{CC} - V_{EE} < 2.8 \ V \end{array}$		2.8  V <sub>CC</sub> – V <sub>EE</sub>	V
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			±0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-8 NB SOIC-8 NB	190 130	°C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-8 NB	41 to 44	°C/W
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-8 TSSOP-8	185 140	°C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	TSSOP-8	41 to 44	°C/W
T <sub>sol</sub>	Wave Solder Standard Pb-Free	≤ 3 sec @ 248°C ≤ 3 sec @ 260°C		265 265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 4. DC CHARACTERISTICS, PECL (V<sub>CC</sub> = 2.5 V, V<sub>EE</sub> = 0 V (Note 3))

		-40°C			25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Negative Power Supply Current (Note 4)	10	12	18	10	12	18	10	12	18	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 5)	1350	1450	1550	1400	1500	1600	1450	1550	1650	mV
V <sub>OL</sub>	Output LOW Voltage (Note 5)	565	725	870	630	765	920	690	825	970	mV

#### DIFFERENTIAL INPUT DRIVEN Single-Ended ((Figures 10, 12) (Note 7))

V <sub>th</sub>	Input Threshold Reference Voltage Range (Notes 1, 6)	1125	V <sub>CC</sub> -75	1125	V <sub>CC</sub> -75	1125	V <sub>CC</sub> -75	mV
V <sub>IH</sub>	Single-Ended Input HIGH Voltage	V <sub>th</sub> +75	V <sub>CC</sub>	V <sub>th</sub> +75	V <sub>CC</sub>	V <sub>th</sub> +75	V <sub>CC</sub>	mV
V <sub>IL</sub>	Single-Ended Input LOW Voltage	V <sub>EE</sub>	V <sub>th</sub> -75	V <sub>EE</sub>	V <sub>th</sub> -75	V <sub>EE</sub>	V <sub>th</sub> -75	mV

#### DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY ((Figures 11, 13) (Note 8))

$V_{IHD}$	Differential Input HIGH Voltage	1200		$V_{CC}$	1200		$V_{CC}$	1200		$V_{CC}$	mV
V <sub>ILD</sub>	Differential Input LOW Voltage	V <sub>EE</sub>		V <sub>CC</sub> -75	V <sub>EE</sub>		V <sub>CC</sub> -75	V <sub>EE</sub>		V <sub>CC</sub> -75	mV
V <sub>CMR</sub>	Input Common Mode Range (Differential Cross-Point Voltage) (Note 2)	950		V <sub>CC</sub> -38	950		V <sub>CC</sub> -38	950		V <sub>CC</sub> -38	mV
$V_{ID}$	Differential Input Voltage (V <sub>IHD</sub> - V <sub>ILD</sub> )	75		2500	75		2500	75		2500	mV
I <sub>IH</sub>	Input HIGH Current D D		50 10	150 150		50 10	150 150		50 10	150 150	μΑ
I <sub>IL</sub>	Input LOW Current D D	-150 -150	-5 -30		-150 -150	-5 -30		-150 -150	-5 -30		μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 1. V<sub>th</sub> is applied to the complementary input when operating in Single-Ended mode.
- 2.  $V_{CMR}$  minimum varies 1:1 with  $V_{EE}$ ,  $V_{CMR}$  maximum varies 1:1 with  $V_{CC}$ .

  3. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +0.125 V to -1.3 V.
- 4. All input and output pins left open.
- 5. All loading with 50  $\Omega$  to V<sub>CC</sub> 2.0 V.
- 6. Do not use V<sub>BB</sub> as a reference voltage for Single-Ended PECL signals when operating device at V<sub>CC</sub> V<sub>EE</sub> < 3.0 V.
- 7.  $V_{th}$ ,  $V_{IH}$ , and  $\overline{V_{IL}}$  parameters must be complied with simultaneously.
- 8. V<sub>IHD</sub>, V<sub>ILD</sub>, V<sub>ID</sub> and V<sub>CMR</sub> parameters must be complied with simultaneously.

Table 5. DC CHARACTERISTICS, PECL (V<sub>CC</sub> = 3.3 V, V<sub>EE</sub> = 0 V (Note 3))

		-40°C			25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Negative Power Supply Current (Note 4)	10	12	18	10	12	18	10	12	18	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 5)	2150	2250	2350	2200	2300	2400	2250	2350	2450	mV
V <sub>OL</sub>	Output LOW Voltage (Note 5)	1365	1525	1670	1430	1565	1720	1490	1625	1770	mV

### DIFFERENTIAL INPUT DRIVEN Single-Ended ((Figures 10, 12) (Note 6))

$V_{th}$	Input Threshold Reference Voltage Range (Note 1)	1125		V <sub>CC</sub> -75	1125		V <sub>CC</sub> -75	1125		V <sub>CC</sub> -75	mV
V <sub>IH</sub>	Single-Ended Input HIGH Voltage	V <sub>th</sub> +75		V <sub>CC</sub>	V <sub>th</sub> +75		V <sub>CC</sub>	V <sub>th</sub> +75		V <sub>CC</sub>	mV
V <sub>IL</sub>	Single-Ended Input LOW Voltage	V <sub>EE</sub>		V <sub>th</sub> -75	V <sub>EE</sub>		V <sub>th</sub> -75	V <sub>EE</sub>		V <sub>th</sub> -75	mV
$V_{BB}$	Output Voltage Reference	1880	1980	2070	1880	1980	2070	1880	1980	2070	mV

#### DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY ((Figures 11, 13) (Note 7))

V <sub>IHD</sub>	Differential Input HIGH Voltage	1200		$V_{CC}$	1200		$V_{CC}$	1200		$V_{CC}$	mV
V <sub>ILD</sub>	Differential Input LOW Voltage	V <sub>EE</sub>		V <sub>CC</sub> -75	V <sub>EE</sub>		V <sub>CC</sub> -75	V <sub>EE</sub>		V <sub>CC</sub> -75	mV
V <sub>CMR</sub>	Input Common Mode Range (Differential Cross-Point Voltage) (Note 2)	950		V <sub>CC</sub> -38	950		V <sub>CC</sub> -38	950		V <sub>CC</sub> -38	mV
V <sub>ID</sub>	Differential Input Voltage (V <sub>IHD</sub> - V <sub>ILD</sub> )	75		2500	75		2500	75		2500	mV
I <sub>IH</sub>	Input HIGH Current D D		50 10	150 150		50 10	150 150		50 10	150 150	μΑ
I <sub>IL</sub>	Input LOW Current D D	-150 -150	-5 -30		-150 -150	-5 -30		-150 -150	-5 -30		μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 1. V<sub>th</sub> is applied to the complementary input when operating in Single-Ended mode.
- V<sub>CMR</sub> minimum varies 1:1 with V<sub>EE</sub>, V<sub>CMR</sub> maximum varies 1:1 with V<sub>CC</sub>.
   Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.925 V to -0.5 V.
- 4. All input and output pins left open.
- 5. All loading with 50  $\Omega$  to V<sub>CC</sub> 2.0 V. 6. V<sub>th</sub>, V<sub>IH</sub>, and V<sub>IL</sub> parameters must be complied with simultaneously.
- 7.  $V_{IHD}$ ,  $V_{ILD}$ ,  $V_{ID}$  and  $V_{CMR}$  parameters must be complied with simultaneously.

Table 6. DC CHARACTERISTICS, NECL ( $V_{CC} = 0 \text{ V}$ ,  $V_{EE} = -3.465 \text{ V}$  to -2.375 V (Note 3))

		-40°C				25°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Negative Power Supply Current (Note 5)	10	12	18	10	12	18	10	12	18	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 4)	-1150	-1050	-950	-1100	-1000	-900	-1050	-950	-850	mV
V <sub>OL</sub>	Output LOW Voltage (Note 4)	-1935	-1775	-1630	-1870	-1735	-1580	-1810	-1675	-1530	mV

#### DIFFERENTIAL INPUT DRIVEN Single-Ended ((Figures 10, 12) (Note 6))

$V_{th}$	Input Threshold Reference Voltage Range (Note 1)	V <sub>EE</sub> +1125		V <sub>CC</sub> -75	V <sub>EE</sub> +1125		V <sub>CC</sub> -75	V <sub>EE</sub> +1125		V <sub>CC</sub> -75	mV
V <sub>IH</sub>	Single-Ended Input HIGH Voltage	V <sub>th</sub> +75		V <sub>CC</sub>	V <sub>th</sub> +75		V <sub>CC</sub>	V <sub>th</sub> +75		V <sub>CC</sub>	mV
V <sub>IL</sub>	Single-Ended Input LOW Voltage	V <sub>EE</sub>		V <sub>th</sub> -75	V <sub>EE</sub>		V <sub>th</sub> -75	V <sub>EE</sub>		V <sub>th</sub> -75	mV
V <sub>BB</sub>	Output Voltage Reference	-1420	-1320	-1230	-1420	-1320	-1230	-1420	-1320	-1230	mV

#### DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY ((Figures 11, 13) (Note 7))

V <sub>IHD</sub>	Differential Input HIGH Voltage	V <sub>EE</sub> +1200		V <sub>CC</sub>	V <sub>EE</sub> +1200		V <sub>CC</sub>	V <sub>EE</sub> +1200		V <sub>CC</sub>	mV
V <sub>ILD</sub>	Differential Input LOW Voltage	V <sub>EE</sub>		V <sub>CC</sub> -75	V <sub>EE</sub>		V <sub>CC</sub> -75	V <sub>EE</sub>		V <sub>CC</sub> -75	mV
V <sub>CMR</sub>	Input Common Mode Range (Differential Cross-Point Voltage) (Note 2)	V <sub>EE</sub> +950		V <sub>CC</sub> -38	V <sub>EE</sub> +950		V <sub>CC</sub> -38	V <sub>EE</sub> +950		V <sub>CC</sub> -38	mV
$V_{ID}$	Differential Input Voltage (V <sub>IHD</sub> - V <sub>ILD</sub> )	75		2500	75		2500	75		2500	mV
I <sub>IH</sub>	Input HIGH Current D D		50 10	150 150		50 10	150 150		50 10	150 150	μΑ
I <sub>IL</sub>	Input LOW Current D D	-150 -150	-5 -30		-150 -150	-5 -30		-150 -150	-5 -30		μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- Values are applied individually under normal operating containts and not value. 
  1.  $V_{th}$  is applied to the complementary input when operating in Single-Ended mode. 
  2.  $V_{CMR}$  minimum varies 1:1 with  $V_{EE}$ ,  $V_{CMR}$  maximum varies 1:1 with  $V_{CC}$ . 
  3. Input and output parameters vary 1:1 with  $V_{CC}$ . 
  4. All loading with 50  $\Omega$  to  $V_{CC}$  2.0  $V_{CC}$ . 
  5. All input and output pins left open. 
  6.  $V_{th}$ ,  $V_{IH}$ , and  $V_{ILD}$  parameters must be complied with simultaneously. 
  7.  $V_{IHD}$ ,  $V_{ILD}$ ,  $V_{ID}$  and  $V_{CMR}$  parameters must be complied with simultaneously.

Table 7. AC CHARACTERISTICS (V<sub>CC</sub> = 0 V; V<sub>EE</sub> = -3.465 V to -2.375 V or V<sub>CC</sub> = 2.375 V to 3.465 V; V<sub>EE</sub> = 0 V (Note 1))

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>OUTPP</sub>	Output Voltage Amplitude f <sub>in</sub> < 3 GHz f <sub>in</sub> < 6 Ghz (See Figures 2 & 3)	500 270	700 350		500 270	700 350		500 270	700 300		mV
f <sub>DATA</sub>	Maximum Operating Data Rate	6									Gb/s
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Output Differential @ 1 GHz	80	130	180	80	130	180	85	135	185	ps
t <sub>SKEW</sub>	Duty Cycle Skew (Note 2) Device-to-Device Skew		3 30	25 60		3 30	25 60		3 30	25 60	ps
t <sub>JITTER</sub>	RMS Random Clock Jitter  f <sub>in</sub> < 6 Ghz (Note 3)  Peak-to-Peak Data Dependent JItter  f <sub>in</sub> < 6 Gb/s (Note 4)		0.2 2	1 12		0.2	1 12		0.2	1	ps
V <sub>INPP</sub>	Input Voltage Swing / Sensitivity (Differential Configuration) (Note 5)	75	700	2500	75	700	2500	75	700	2500	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times $Q, \overline{Q}$ (20%–80%)	30	70	120	30	70	120	30	70	120	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 1. Measured using a 800 mV source, 50% duty cycle clock source. All loading with 50  $\Omega$  to  $V_{CC}$ . Input edge rates 40 ps (20% 80%).
- 2. See Figure 9 t<sub>skew</sub> = |t<sub>PLH</sub> t<sub>PHL</sub>| for a nominal 50% differential clock input waveform. Skew is measured between outputs under identical transitions and conditions @ 1 GHz.
- 3. Additive RMS jitter with 50% duty cycle clock signal at 6 GHz.
- Additive Peak-to-Peak data dependent jitter with NRZ PRBS 2<sup>23</sup>-1 data rate at 6 Gb/s.
- 5. V<sub>INPP(max)</sub> cannot exceed V<sub>CC</sub> V<sub>EE</sub>. (Applicable only when V<sub>CC</sub> V<sub>EE</sub> < 2500 mV). Input voltage swing is a single-ended measurement operating in the differential mode.




Figure 2. Output Voltage Amplitude (V<sub>OUTPP</sub>) versus Input Clock Frequency (f<sub>IN</sub>) and Temperature at V<sub>CC</sub> – V<sub>EE</sub> = 3.3 V




Figure 3. Output Voltage Amplitude (V<sub>OUTPP</sub>) versus Input Clock Frequency (f<sub>IN</sub>) and Temperature at V<sub>CC</sub> – V<sub>EE</sub> = 2.5 V




Figure 4. Typical Output Waveform at 2.488 Gb/s with PRBS 2<sup>23</sup>-1 (Total System Pk-Pk Jitter is 16 ps. Device Pk-Pk Jitter Contribution is 3 ps)




Figure 5. Typical Output Waveform at 6.125 Gb/s with PRBS 2<sup>23</sup>-1 (Total System Pk-Pk Jitter is 17 ps. Device Pk-Pk Jitter Contribution is 4 ps)

NOTE:  $V_{CC} - V_{EE} = 3.3 \text{ V}$ ;  $V_{IN} = 700 \text{ mV}$ ;  $T_A = 25^{\circ}C$ .




Figure 6. Propagation Delay versus Power **Supply Voltage and Temperature** 




Figure 7. Rise/Fall Time versus Power Supply **Voltage and Temperature** 




Figure 8. I<sub>EE</sub> Current versus Temperature and **Power Supply Voltage** 




Figure 9. AC Reference Measurement




Figure 10. Differential Input Driven Single-Ended




Figure 11. Differential Inputs Driven Differentially




Figure 12. V<sub>th</sub> Diagram




Figure 13. V<sub>CMR</sub> Diagram




Figure 14. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices)

# **Resource Reference of Application Notes**

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AN1672/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes


AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices

#### **PACKAGE DIMENSIONS**


#### SOIC-8 NB **D SUFFIX** CASE 751-07 **ISSUE AK**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL
  IN EXCESS OF THE D DIMENSION AT
  MAXIMUM MATERIAL CONDITION.
  751-01 THRU 751-06 ARE OBSOLETE. NEW
  STANDARD IS 751-07.

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	4.80	5.00	0.189	0.197		
В	3.80	4.00	0.150	0.157		
C	1.35	1.75	0.053	0.069		
D	0.33	0.51	0.013	0.020		
G	1.27	7 BSC	0.050 BSC			
Н	0.10	0.25	0.004	0.010		
J	0.19	0.25	0.007	0.010		
K	0.40	1.27	0.016	0.050		
М	0 °	8 °	0 °	8 °		
N	0.25	0.50	0.010	0.020		
S	5.80	6.20	0.228	0.244		

#### **SOLDERING FOOTPRINT\***




(mm inches) SCALE 6:1

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

#### TSSOP-8 **DT SUFFIX** CASE 948R-02 **ISSUE A**



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI 1. DIMENSIO Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED
- 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

  TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.

  DIMENSION A AND B ARE TO BE
  DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	2.90	3.10	0.114	0.122		
В	2.90	3.10	0.114	0.122		
С	0.80	1.10	0.031	0.043		
D	0.05	0.15	0.002	0.006		
F	0.40	0.70	0.016	0.028		
G	0.65 BSC		0.026 BSC			
Κ	0.25	0.40	0.010	0.016		
L	4.90 BSC		0.193 BSC			
M	0°	6 °	0°	6°		

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability on semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, not does on semiconductor assume any including control the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative