FAIRCHILD SEMICONDUCTOR

74ABT543 **Octal Registered Transceiver with 3-STATE Outputs**

General Description

The ABT543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow.

Features

- Back-to-back registers for storage
- Bidirectional data path
- A and B outputs have current sourcing capability of 32 mA and current sinking capability of 64 mA

- Separate controls for data flow in each direction
- Guaranteed output skew
- Guaranteed multiple output switching specifications Output switching specified for both 50 pF and 250 pF loads
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability

Ordering Code:

Order Number	Package Number	Package Description			
74ABT543CSC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body			
74ABT543CMSA MSA24 24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide					
74ABT543CMTC MTC24 24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide					
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.					

Connection Diagram

Pin Assignment for SOIC, SSOP and TSSOP I FRA 24 -V_{cc} 23 CEBA 2 3 22 - В_О A A₁ 21 B Α2 5 20 • B₂ 6 A₃ 19 B3 ·B₄ 18 • B₅ 10 B₆ 9 16 10 15 • B₇ A-7 CEAB 11 LEAB 14 OEAB GND 12 13

Pin Descriptions

Pin Names	Description			
OEAB, OEBA	Output Enable Inputs			
LEAB, LEBA	Latch Enable Inputs			
CEAB, CEBA	Chip Enable Inputs			
A ₀ -A ₇	Side A Inputs or 3-STATE Outputs			
B ₀ -B ₇	Side B Inputs or 3-STATE Outputs			

www.fairchildsemi.com

DS011508.prf © 1999 Fairchild Semiconductor Corporation

November 1992

Revised January 1999

Functional Description

The ABT543 contains two sets of D-type latches, with separate input and output controls for each. For data flow from A to B, for example, the A to B Enable (CEAB) input must be low in order to enter data from the A Port or take data from the B Port as indicated in the Data I/O Control Table. With CEAB low, a low signal on (LEAB) input makes the A to B latches transparent; a subsequent low to high transition of the LEAB line puts the A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB both low, the B output of the A latches. Control of data flow from B to A is similar, but using the CEBA, LEBA and OEBA.

Data I/O Control Table


Inputs			Latch Status	Output Buffers
CEAB	LEAB	OEAB		
Н	Х	Х	Latched	HIGH Z
Х	Н	Х	Latched	—
L	L	Х	Transparent	—
Х	Х	н	—	HIGH Z
L	х	L	_	Driving

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Logic Diagram



Absolute Maximum Ratings(Note 1)

	-
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Any Output	
in the Disable or Power-Off State	-0.5V to +5.5V
in the HIGH State	–0.5V to V _{CC}
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)

DC Latchup Source Current Over Voltage Latchup (I/O)

Recommended Operating Conditions

Free Air Ambient Temperature	-40°C to +85°C					
Supply Voltage	+4.5V to +5.5V					
Minimum Input Edge Rate ($\Delta V/\Delta t$)						
Data Input	50 mV/ns					
Enable Input	20 mV/ns					
Clock Input	100 mV/ns					
Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.						

74ABT543

–500 mA 10V

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
VIL	Input LOW Voltage	0.8			V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V		I _{IN} = -18 mA (Non I/O Pins)
V _{OH}	Output HIGH Voltage	2.5					$I_{OH} = -3 \text{ mA}, (A_n, B_n)$
		2.0					$I_{OH} = -32 \text{ mA}, (A_n, B_n)$
V _{OL}	Output LOW Voltage			0.55	V	Min	$I_{OL} = 64 \text{ mA}, (A_n, B_n)$
VID	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA, (Non-I/O Pins)
							All Other Pins Grounded
I _{IH}	Input HIGH Current			1	μA	Max	V _{IN} = 2.7V (Non-I/O Pins) (Note 3)
				1			V _{IN} = V _{CC} (Non-I/O Pins)
I _{BVI}	Input HIGH Current Breakdown Test			7	μA	Max	V _{IN} = 7.0V (Non-I/O Pins)
I _{BVIT}	Input HIGH Current			100	μA	Max	$V_{IN} = 5.5V (A_n, B_n)$
	Breakdown Test (I/O)						
IIL	Input LOW Current			-1	μA	Max	V _{IN} = 0.5V (Non-I/O Pins) (Note 3)
				-1			V _{IN} = 0.0V (Non-I/O Pins)
I _{IH} + I _{OZH}	Output Leakage Current			10	μA	0V-5.5V	$V_{OUT} = 2.7V (A_n, B_n);$
							\overline{OEAB} or $\overline{CEAB} = 2V$
I _{IL} + I _{OZL}	Output Leakage Current			-10	μA	0V-5.5V	$V_{OUT} = 0.5V (A_n, B_n);$
							\overline{OEAB} or $\overline{CEAB} = 2V$
los	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0V (A_n, B_n)$
ICEX	Output HIGH Leakage Current			50	μA	Max	$V_{OUT} = V_{CC} (A_n, B_n)$
I _{ZZ}	Bus Drainage Test			100	μA	0.0V	$V_{OUT} = 5.5V (A_n, B_n);$
							All Others GND
ICCLH	Power Supply Current			50	μA	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			30	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Current			50	μA	Max	Outputs 3-STATE
							All Others at V _{CC} or GND
I _{CCT}	Additional I _{CC} /Input			2.5	mA	Max	$V_I = V_{CC} - 2.1V$
							All Others at V_{CC} or GND
ICCD	Dynamic I _{CC} No Load						Outputs Open, CEAB
	(Note 5)			0.18	mA/MHz	Max	and $\overline{OEAB} = GND$, $\overline{CEBA} = V_{CC}$, One Bit Toggling,
							50% Duty Cycle, (Note 4)
Note 3: G	Guaranteed but not tested.				I	I	, , , , , , , , , , , , , , , , , , , ,

Note 4: For 8-bit toggling. I_{CCD} < 1.4 mA/MHz.

Note 5: Guaranteed, but not tested.

74ABT543

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	Conditions C _L = 50 pF,	
							$R_L = 500\Omega$	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		0.7	1.0	V	5.0	T _A = 25°C (Note 6)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.2	-0.8		V	5.0	T _A = 25°C (Note 6)	
V _{OHV}	Minimum HIGH Level Dynamic Output Voltage	2.5	3.0		V	5.0	T _A = 25°C (Note 7)	
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	2.0	1.7		V	5.0	T _A = 25°C (Note 8)	
V _{ILD}	Maximum LOW Level Dynamic Input Voltage		0.7	0.9	V	5.0	T _A = 25°C (Note 8)	

Note 6: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

Note 7: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

Note 8: Max number of data inputs (n) switching. n - 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). Guaranteed, but not tested.

AC Electrical Characteristics (SOIC and SSOP Packages)

Symbol	Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_L = 50 \text{ pF}$	
		Min	Тур	Мах	Min	Max	
t _{PLH}	Propagation Delay	1.5	3.1	4.8	1.5	4.8	ns
t _{PHL}	A _n to B _n or B _n to A _n	1.5		4.8	1.5	4.8	
t _{PLH}	Propagation Delay						
t _{PHL}	$\overline{\text{LEAB}}$ to B _n , $\overline{\text{LEBA}}$ to A _n	1.6	3.4	5.3	1.6	5.3	ns
	\overline{OEBA} or \overline{OEAB} to A_n or B_n	1.6		5.3	1.6	5.3	
t _{PZH}	Enable Time						
t _{PZL}	$\overline{\text{LEAB}}$ to B _n , $\overline{\text{LEBA}}$ to A _n	1.5	3.6	5.8	1.5	5.8	ns
	OEBA or OEAB to An or Bn	1.5		5.8	1.5	5.8	
PHZ	Disable Time	2.0	4.0	6.5	2.0	6.5	ns
t _{PLZ}	CEBA or CEAB to A _n or B _n	2.0		6.5	2.0	6.5	

AC Operating Requirements

(SOIC and SSOP Packages)

Symbol	Parameter	V _{CC} =	+25°C ₌ +5.0V 50 pF	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_{L} = 50 \text{ pF}$		Units
		Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	1.5		1.5		ns
t _S (L)	A _n or B _n to LEBA or LEAB	1.5		1.5		
t _H (H)	Hold Time, HIGH or LOW	1.0		1.0		ns
t _H (L)	A _n or B _n to LEBA or LEAB	1.0		1.0		
t _S (H)	Setup Time, HIGH or LOW	1.5		1.5		ns
t _S (L)	A_n or B_n to \overline{CEAB} or \overline{CEBA}	1.5		1.5		
t _H (H)	Hold Time, HIGH or LOW	1.3		1.3		ns
t _H (L)	A_n or B_n to \overline{CEAB} or \overline{CEBA}	1.3		1.3		
t _W (L)	Pulse Width, LOW	3.0		3.0		ns

Extended AC Electrical Characteristics

(SOIC Pa	ackage)								
		~	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_{L} = 50 \text{ pF}$ 8 Outputs Switching (Note 9)			$\label{eq:constraint} \begin{array}{l} T_A = -40^\circ C \ to \ +85^\circ C \\ V_{CC} = 4.5V{-}5.5V \\ C_L = 250 \ pF \\ 1 \ Output \ Switching \\ (Note \ 10) \end{array}$		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_{L} = 250 \text{ pF}$ 8 Outputs Switching (Note 11)	
Symbol	Parameter	8 Oı							
		Min	Тур	Max	Min	Max	Min	Max	
f _{TOGGLE}	Max Toggle Frequency		100						MHz
t _{PLH}	Propagation Delay	1.5		6.2	2.0	7.5	2.5	10.0	ns
t _{PHL}	A _n to B _n or B _n to A _n	1.5		6.2	2.0	7.5	2.5	10.0	
t _{PLH}	Propagation Delay	1.5		6.5	2.0	8.0	2.5	10.5	ns
t _{PHL}	LEAB to B _n , LEBA to A _n	1.5		6.5	2.0	8.0	2.5	10.5	
t _{PZH}	Output Enable Time								
t _{PZL}	OEBA or OEAB to A _n or B _n	1.5		7.5	2.0	8.5	2.5	11.0	ns
	$\overline{\text{CEBA}}$ or $\overline{\text{CEAB}}$ to A_n or B_n	1.5		7.5	2.0	8.5	2.5	11.0	
t _{PHZ}	Output Disable Time								
t _{PLZ}	$\overline{\text{OEBA}}$ or $\overline{\text{OEAB}}$ to A_n or B_n	1.5		8.5	(Not	e 12)	(Not	e 12)	ns
	CEBA or CEAB to An or Bn	1.5		8.5					

Note 9: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH, HIGH-to-LOW, etc.).

Note 10: This specification is guaranteed but not tested. The limits represent propagation delay with 250pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 11: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 12: The 3-STATE delay times are dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet

Skew

Symbol	Parameter	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V-5.5V$ $C_{L} = 50 \text{ pF}$ 8 Outputs Switching (Note 13)	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V-5.5V$ $C_{L} = 250 \text{ pF}$ 8 Outputs Switching (Note 14)	Units	
t _{oshl}	Pin to Pin Skew	1.0	Max 2.0	ns	
(Note 15)	HL Transitions		2.0		
t _{OSLH} (Note 15)	Pin to Pin Skew LH Transitions	1.3	2.0	ns	
t _{PS} (Note 16)	Duty Cycle LH–HL Skew	2.0	4.0	ns	
^t OST (Note 15)	Pin to Pin Skew LH/HL Transitions	2.0	4.0	ns	
t _{PV} (Note 17)	Device to Device Skew LH/HL Transitions	2.5	4.5	ns	

Note 13: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 14: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 15: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSHL}), LOW-to-HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t_{OST}). This specification is guaranteed but not tested.

Note 16: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested. Note 17: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.


www.fairchildsemi.com


74ABT543

74ABT543

Capacitance						
Symbol	Parameter	Тур	Units	Conditions: T _A = 25°C		
C _{IN}	Input Capacitance	5.0	pF	V _{CC} = 0V (non I/O pins)		
C _{I/O} (Note 18)	Output Capacitance	11.0	pF	$V_{CC} = 5.0V (A_n, B_n)$		
Note 18: C _{I/O} is measured at frequency, f = 1 MHz, PER MLT-STD-883B, METHOD 3012.						

AC Loading





*Includes jig and probe capacitance

FIGURE 1. Standard AC Test Load

FIGURE 2. $V_M = 1.5V$ Input Pulse Requirements

	Amplitude	Rep. Rate	tw	t _r	t _f
	3V	1 MHz	500 ns	2.5 ns	2.5 ns
FIGURE 3, Test Input Signal Requirements					

AC Waveforms





FIGURE 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions






FIGURE 6. 3-STATE Output HIGH and LOW Enable and Disable Times






FIGURE 7. Setup Time, Hold Time and Recovery Time Waveforms





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.