## 74LVC161

# Presettable synchronous 4-bit binary counter; asynchronous reset

Rev. 7 — 22 September 2021

**Product data sheet** 

## 1. General description

The 74LVC161 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may be preset HIGH or LOW. A LOW at the parallel enable input ( $\overline{PE}$ ) disables the counting action and causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock. Preset takes place regardless of the levels at count enable inputs (CEP and CET). A LOW at the master reset input ( $\overline{MR}$ ) sets Q0 to Q3 LOW regardless of the levels at input pins CP,  $\overline{PE}$ , CET and CEP (thus providing an asynchronous clear function). The look-ahead carry simplifies serial cascading of the counters. Both CEP and CET must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH output of Q0. This pulse can be used to enable the next cascaded stage.

Inputs can be driven from either 3.3~V or 5~V devices. This feature allows the use of these devices as translators in mixed 3.3~V and 5~V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

#### 2. Features and benefits

- Overvoltage tolerant inputs to 5.5 V
- Wide supply voltage range from 1.2 V to 3.6 V
- · CMOS low power dissipation
- Direct interface with TTL levels
- Asynchronous reset
- · Synchronous counting and loading
- Two count enable inputs for n-bit cascading
- Positive edge-triggered clock
- Complies with JEDEC standard:
  - JESD8-7A (1.65 V to 1.95 V)
  - JESD8-5A (2.3 V to 2.7 V)
  - JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-B exceeds 200 V
  - CDM JESD22-C101E exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C




#### Presettable synchronous 4-bit binary counter; asynchronous reset

## 3. Ordering information

**Table 1. Ordering information** 

Type number	Package							
	Temperature range	Name	Description	Version				
74LVC161D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1				
74LVC161PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1				
74LVC161BQ	-40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm	SOT763-1				


## 4. Functional diagram



**Product data sheet** 


2/19

### Presettable synchronous 4-bit binary counter; asynchronous reset



**Product data sheet** 


## Presettable synchronous 4-bit binary counter; asynchronous reset



#### Presettable synchronous 4-bit binary counter; asynchronous reset

## 5. Pinning information

### 5.1. Pinning



## 5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description		
MR	1	synchronous master reset (active LOW)		
СР	2	clock input (LOW-to-HIGH, edge-triggered)		
D0, D1, D2, D3	3, 4, 5, 6	data input		
CEP	7	count enable input		
GND	8	ground (0 V)		
PE	9	parallel enable input (active LOW)		
CET	10	count enable carry input		
Q0, Q1, Q2, Q3	14, 13, 12, 11	flip-flop output		
TC	15	terminal count output		
V <sub>CC</sub>	16	supply voltage		

#### Presettable synchronous 4-bit binary counter; asynchronous reset

## 6. Functional description

#### Table 3. Function table

\* = the TC output is HIGH when CET is HIGH and the counter is at terminal count (HHHH);

H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level; I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition;

 $X = don't care; \uparrow = LOW-to-HIGH clock transition$ 

	Input	Input						Output	
modes	MR	СР	CEP	CET	PE	Dn	Qn	TC	
Reset (clear)	L	X	Χ	Х	Χ	Х	L	L	
Parallel load	Н	<b>↑</b>	Х	X	I	I	L	L	
	Н	1	Χ	X	I	h	Н	*	
Count	Н	<b>↑</b>	h	h	h	Х	count	*	
Hold	Н	X	I	Х	h	Χ	q <sub>n</sub>	*	
(do nothing)	Н	X	Χ	I	h	Х	q <sub>n</sub>	L	

## 7. Limiting values

#### **Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0	-50	-	mA
VI	input voltage	[1]	-0.5	+6.5	V
I <sub>OK</sub>	output clamping current	V <sub>O</sub> > V <sub>CC</sub> or V <sub>O</sub> < 0	-	±50	mA
Vo	output voltage	[2]	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>O</sub>	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I <sub>CC</sub>	supply current		-	100	mA
$I_{GND}$	ground current		-100	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C to } +125  ^{\circ}\text{C}$ [3]	-	500	mW

- [1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.
- [2] The output voltage ratings may be exceeded if the output current ratings are observed.
- [3] For SOT109-1 (SO16) package: P<sub>tot</sub> derates linearly with 12.4 mW/K above 110 °C.

For SOT403-1 (TSSOP16) package:  $P_{tot}$  derates linearly with 8.5 mW/K above 91 °C.

For SOT763-1 (DHVQFN16) package: Ptot derates linearly with 11.2 mW/K above 106 °C.

Presettable synchronous 4-bit binary counter; asynchronous reset

## 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage		1.65	-	3.6	V
		functional	1.2	-	-	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 1.65 V to 2.7 V	0	-	20	ns/V
		V <sub>CC</sub> = 2.7 V to 3.6 V	0	-	10	ns/V

## 9. Static characteristics

#### **Table 6. Static characteristics**

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	-40 °C to	+125 °C	Unit
			Min	Typ [1]	Max	Min	Max	
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 1.2 V	1.08	-	-	1.08	-	V
	input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>	-	-	0.65 × V <sub>CC</sub>	-	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
$V_{IL}$	LOW-level input voltage	V <sub>CC</sub> = 1.2 V	-	-	0.12	-	0.12	V
		V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	0.35 × V <sub>CC</sub>	-	0.35 × V <sub>CC</sub>	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
OH	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$						
		I <sub>O</sub> = -100 μA; V <sub>CC</sub> = 1.65 V to 3.6 V	V <sub>CC</sub> - 0.2	-	-	V <sub>CC</sub> - 0.3	-	V
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 1.65 V	1.2	-	-	1.05	-	V
		$I_O = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	V
		$I_O = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	V
		$I_O = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	-	-	2.25	-	V
		$I_O = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	-	-	2.0	-	V
V <sub>OL</sub>	LOW-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>						
	output voltage	I <sub>O</sub> = 100 μA; V <sub>CC</sub> = 1.65 V to 3.6 V	-	-	0.2	-	0.3	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 1.65 V	-	-	0.45	-	0.65	V
		I <sub>O</sub> = 8 mA; V <sub>CC</sub> = 2.3 V	-	-	0.6	-	0.8	V
		I <sub>O</sub> = 12 mA; V <sub>CC</sub> = 2.7 V	-	-	0.4	-	0.6	V
		$I_{O}$ = 24 mA; $V_{CC}$ = 3.0 V	-	-	0.55	-	0.8	V

#### Presettable synchronous 4-bit binary counter; asynchronous reset

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to	Unit	
			Min	Typ [1]	Max	Min	Max	
l <sub>l</sub>	input leakage current	$V_{CC} = 3.6 \text{ V}; V_{I} = 5.5 \text{ V or GND}$	-	±0.1	±5	-	±20	μA
I <sub>CC</sub>	supply current	$V_{CC} = 3.6 \text{ V}; V_{I} = V_{CC} \text{ or GND};$ $I_{O} = 0 \text{ A}$	-	0.1	10	-	40	μA
ΔI <sub>CC</sub>	additional supply current	per input pin; $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V};$ $V_{I} = V_{CC} - 0.6 \text{ V};$ $I_{O} = 0 \text{ A}$	-	5	500	-	5000	μА
Cı	input capacitance	$V_{CC}$ = 0 V to 3.6 V; $V_I$ = GND to $V_{CC}$	-	5.0	-	-	-	pF

<sup>[1]</sup> All typical values are measured at  $V_{CC}$  = 3.3 V (unless stated otherwise) and  $T_{amb}$  = 25 °C.

## 10. Dynamic characteristics

**Table 7. Dynamic characteristics** 

Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 14.

Symbol	Parameter	Conditions	-40	°C to +85	5 °C	-40 °C to +125 °C		Unit
			Min	Typ [1]	Max	Min	Max	1
t <sub>pd</sub>	propagation delay	CP to Qn; see Fig. 9 [2]						
		V <sub>CC</sub> = 1.2 V	-	17	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	1.5	7.0	14.5	1.5	16.7	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	2.5	4.0	8.1	2.5	9.4	ns
		V <sub>CC</sub> = 2.7 V	1.5	3.8	7.2	1.5	9.0	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.5	3.6	7.3	1.5	9.5	ns
		CP to TC; see Fig. 9 [2]						
		V <sub>CC</sub> = 1.2 V	-	20	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	1.8	8.1	15.5	1.8	17.9	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	2.8	4.6	8.7	2.8	10.1	ns
		V <sub>CC</sub> = 2.7 V	1.5	4.3	7.8	1.5	10.0	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.5	4.2	7.8	1.5	10.0	ns
		CET to TC; see Fig. 10 [2]						
		V <sub>CC</sub> = 1.2 V	-	16	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	1.5	5.9	11.9	1.5	13.7	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.9	3.4	6.7	1.9	7.7	ns
		V <sub>CC</sub> = 2.7 V	1.5	3.6	6.5	1.5	8.5	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.5	3.1	6.0	1.5	7.5	ns

## Presettable synchronous 4-bit binary counter; asynchronous reset

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	-40 °C to	o +125 °C	Unit
			Min	Typ [1]	Max	Min	Max	
t <sub>PHL</sub>	HIGH to LOW	MR to Qn; see Fig. 11						
	propagation delay	V <sub>CC</sub> = 1.2 V	-	17	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	1.5	6.2	12.7	1.5	14.6	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.9	3.6	7.1	1.9	8.3	ns
		V <sub>CC</sub> = 2.7 V	1.5	3.9	7.1	1.5	9.0	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.5	3.2	6.4	1.5	8.0	ns
		MR to TC; see Fig. 11						
		V <sub>CC</sub> = 1.2 V	-	18	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	1.7	8.3	15.9	1.7	18.4	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	2.7	4.8	8.9	2.7	10.3	ns
		V <sub>CC</sub> = 2.7 V	1.5	4.9	8.6	1.5	11.0	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.5	4.3	8.0	1.5	10.0	ns
t <sub>W</sub>	pulse width	clock HIGH or LOW; see Fig. 9						
		V <sub>CC</sub> = 1.65 V to 1.95 V	6.0	-	-	6.0	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	5.0	-	-	5.0	-	ns
		V <sub>CC</sub> = 2.7 V	5.0	-	-	5.0	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	4.0	1.2	-	4.0	-	ns
		MR LOW; see Fig. 11						
		V <sub>CC</sub> = 1.65 V to 1.95 V	5.0	-	-	5.0	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	4.0	-	-	4.0	_	ns
		V <sub>CC</sub> = 2.7 V	4.0	_	-	4.0	_	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	3.0	1.6	-	3.0	_	ns
t <sub>rec</sub>	recovery time	MR to CP; see Fig. 11						
100	,	V <sub>CC</sub> = 1.65 V to 1.95 V	1.0	_	_	1.0	_	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.0	_	_	1.0	_	ns
		V <sub>CC</sub> = 2.7 V	0.0	_	_	0.0	_	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.5	0.0	_	0.5	_	ns
t <sub>su</sub>	set-up time	Dn to CP; see Fig. 12						
-su	SST SP5	V <sub>CC</sub> = 1.65 V to 1.95 V	5.0	_	_	5.0	_	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	4.0	_	_	4.0	_	ns
		V <sub>CC</sub> = 2.7 V	3.0	_	_	3.0	_	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	2.5	1.0	_	2.5	_	ns
		PE to CP; see Fig. 12		1.0				1
		V <sub>CC</sub> = 1.65 V to 1.95 V	4.5	_	_	4.5	_	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	4.0	_	_	4.0	_	ns
		V <sub>CC</sub> = 2.7 V	3.5	_	_	3.5	_	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	3.0	1.2	_	3.0	_	ns
		CEP, CET to CP; see Fig. 13	0.0	1.2		0.0		1.10
		V <sub>CC</sub> = 1.65 V to 1.95 V	8.0	-	-	8.0	_	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	6.0		<u>-</u>	6.0		ns
		V <sub>CC</sub> = 2.7 V	5.5	-	-	5.5	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	5.0	2.1	-		-	
		vCC - 3.0 v to 3.0 v	5.0	۷.۱	_	5.0		ns

#### Presettable synchronous 4-bit binary counter; asynchronous reset

Symbol	Parameter	Conditions	-40	°C to +85	5 °C	-40 °C to	+125 °C	Unit
			Min	Typ [1]	Max	Min	Max	
t <sub>h</sub>	hold time	Dn, PE, CEP, CET to CP; see Fig. 12 and Fig. 13						
		V <sub>CC</sub> = 1.65 V to 1.95 V	3.0	-	-	3.0	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	2.5	-	-	2.5	-	ns
		V <sub>CC</sub> = 2.7 V	0.0	-	-	0.0	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.5	0.0	-	0.5	-	ns
f <sub>max</sub> maxim	maximum	see Fig. 9						
	frequency	V <sub>CC</sub> = 1.65 V to 1.95 V	100	-	-	80	-	MHZ
		V <sub>CC</sub> = 2.3 V to 2.7 V	125	-	-	100	-	MHZ
		V <sub>CC</sub> = 2.7 V	150	-	-	120	-	MHz
		V <sub>CC</sub> = 3.0 V to 3.6 V	150	200	-	120	-	MHz
t <sub>sk(o)</sub>	output skew time	V <sub>CC</sub> = 3.0 V to 3.6 V [3]	-	-	1.0	-	1.5	ns
C <sub>PD</sub>	power dissipation	per input; $V_I = GND$ to $V_{CC}$ [4]						
	capacitance	V <sub>CC</sub> = 1.65 V to 1.95 V	-	11.1	-	-	-	pF
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	14.7	-	-	-	pF
		V <sub>CC</sub> = 3.0 V to 3.6 V	-	17.9	-	-	-	pF

- Typical values are measured at  $T_{amb}$  = 25 °C and  $V_{CC}$  = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.
- [2]
- t<sub>pd</sub> is the same as t<sub>PLH</sub> and t<sub>PHL</sub>.

  Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f<sub>i</sub> = input frequency in MHz; f<sub>o</sub> = output frequency in MHz


C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

N = number of inputs switching


 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

#### 10.1. Waveforms and test circuit



Clock (CP) to outputs (Qn, TC) propagation delays, the clock pulse width, and maximum frequency


#### Presettable synchronous 4-bit binary counter; asynchronous reset



Measurement points are given in Table 8.

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage levels that occur with the output load.


Fig. 10. Input (CET) to output (TC) propagation delays



Measurement points are given in Table 8.

V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output load.

Fig. 11. Master reset (MR) pulse width, the master reset to output (Qn, TC) propagation delays, and the master reset to clock (CP) removal times




Measurement points are given in Table 8.

The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 12. Set-up and hold times for the input (Dn) and parallel enable input (PE)

### Presettable synchronous 4-bit binary counter; asynchronous reset



Measurement points are given in <u>Table 8</u>.


The shaded areas indicate when the input is permitted to change for predictable output performance.


Fig. 13. CEP and CET set-up and hold times

**Table 8. Measurement points** 

Supply voltage	Input		Output
V <sub>CC</sub>	V <sub>I</sub>	V <sub>M</sub>	V <sub>M</sub>
1.2 V	V <sub>CC</sub>	0.5 × V <sub>CC</sub>	0.5 × V <sub>CC</sub>
1.65 V to 1.95 V	V <sub>CC</sub>	0.5 × V <sub>CC</sub>	0.5 × V <sub>CC</sub>
2.3 V to 2.7 V	V <sub>CC</sub>	0.5 × V <sub>CC</sub>	0.5 × V <sub>CC</sub>
2.7 V	2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	2.7 V	1.5 V	1.5 V

#### Presettable synchronous 4-bit binary counter; asynchronous reset





Test data is given in <u>Table 9</u>. Definitions for test circuit:

 $R_L$  = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_{T}$  = Termination resistance should be equal to output impedance  $Z_{\text{o}}$  of the pulse generator.


Fig. 14. Test circuit for measuring switching times

Table 9. Test data


Supply voltage	Input		Load	Load		
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	R <sub>L</sub>		
1.2 V	V <sub>CC</sub>	≤ 2 ns	30 pF	1 kΩ		
1.65 V to 1.95 V	V <sub>CC</sub>	≤ 2 ns	30 pF	1 kΩ		
2.3 V to 2.7 V	V <sub>CC</sub>	≤ 2 ns	30 pF	500 Ω		
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω		
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω		

#### Presettable synchronous 4-bit binary counter; asynchronous reset

## 11. Package outline



SOT109-1



#### Note

0.069

0.004

0.049

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0.014 0.0075

0.38

0.15

0.01

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	1330E DATE
SOT109-1	076E07	MS-012				<del>99-12-27</del> 03-02-19

0.05

0.041

0.016

0.020

0.228

0.01

0.01

0.004

0.012

Fig. 15. Package outline SOT109-1 (SO16)

#### Presettable synchronous 4-bit binary counter; asynchronous reset

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1




Fig. 16. Package outline SOT403-1 (TSSOP16)

Downloaded from Arrow.com.

03-02-18

#### Presettable synchronous 4-bit binary counter; asynchronous reset

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig. 17. Package outline SOT763-1 (DHVQFN16)

### Presettable synchronous 4-bit binary counter; asynchronous reset

## 12. Abbreviations

#### **Table 10. Abbreviations**

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

## 13. Revision history

### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74LVC161 v.7	20210922	Product data sheet	-	74LVC161 v.6		
Modifications:	guidelines    Legal text <u>Section 1</u> Type num	<ul> <li>The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li>Section 1 and Section 2 updated.</li> <li>Type number 74LVC161DB (SOT338-1/SSOP16) removed.</li> <li>Section 7: Derating values for Ptot total power dissipation updated.</li> </ul>				
74LVC161 v.6	20130930	Product data sheet	-	74LVC161 v.5		
Modifications:	• <u>Fig. 6</u> : Log	Fig. 6: Logic diagram corrected (errata).				
74LVC161 v.5	20121123	Product data sheet	-	74LVC161 v.4		
74LVC161 v.4	20121122	Product data sheet	-	74LVC161 v.3		
74LVC161 v.3	20040330	Product specification	-	74LVC161 v.2		
74LVC161 v.2	19980520	Product specification	-	74LVC161 v.1		
74LVC161 v.1	19960823	Product specification	-	-		

#### Presettable synchronous 4-bit binary counter; asynchronous reset

## 14. Legal information

#### **Data sheet status**

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <a href="https://www.nexperia.com">https://www.nexperia.com</a>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74LVC161

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

### Presettable synchronous 4-bit binary counter; asynchronous reset

## **Contents**

1. General description	1
2. Features and benefits	1
3. Ordering information	2
4. Functional diagram	2
5. Pinning information	5
5.1. Pinning	5
5.2. Pin description	5
6. Functional description	6
7. Limiting values	
8. Recommended operating conditions	7
9. Static characteristics	7
10. Dynamic characteristics	8
10.1. Waveforms and test circuit	10
11. Package outline	14
12. Abbreviations	17
13. Revision history	17
14. Legal information	18

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 22 September 2021

<sup>©</sup> Nexperia B.V. 2021. All rights reserved