INTEGRATED CIRCUITS



Product specification IC15 Data Handbook 1996 Jan 05



Philips Semiconductors

74F269

FEATURES

- Synchronous counting and loading
- Built-in look-ahead carry capability
- Count frequency 115MHz typ
- Supply current 95mA typ

DESCRIPTION

The 74F269 is a fully synchronous 8-stage Up/Down Counter featuring a preset capability for programmable operation, carry look-ahead for easy cascading and a U/ \overline{D} input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the rising edge of the clock.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F269	115MHz	95mA

ORDERING INFORMATION

DESCRIPTION	COMMERCIAL RANGE V _{CC} = 5V ±10%, T _{amb} = 0°C to +70°C	PKG DWG #
24-Pin Plastic Slim DIP (300mil)	N74F269N	SOT222-1
24-Pin Plastic SOL	N74F269D	SOT137-1
24-Pin Plastic SSOP type II	N74F269DB	SOT340-1

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
P0 - P7	Parallel Data inputs	1.0/1.0	20µA/0.6mA
PE	Parallel Enable input (active Low)	1.0/1.0	20µA/0.6mA
U/D	Up/Down count control input	1.0/1.0	20µA/0.6mA
CEP	Count Enable Parallel input (active Low)	1.0/1.0	20µA/0.6mA
CET	Count Enable Trickle input (active Low)	1.0/1.0	20µA/0.6mA
СР	Clock input	1.0/1.0	20µA/0.6mA
TC	Terminal Count output (active Low)	50/33	1.0mA/20mA
Q0 - Q7	Flip-flop outputs	50/33	1.0mA/20mA

NOTE:

One (1.0) FAST Unit Load is defined as: $20\mu A$ in the High state and 0.6mA in the Low state.

PIN CONFIGURATION	PIN CONFIGURATION								
	24 PE								
Q0 2	23 P0								
Q1 3	22 P1								
Q2 4	21 P2								
Q3 5	20 P3								
Q4 6	19 V _{CC}								
GND 7	18 P4								
Q5 8	17] P5								
Q6 9	16 P6								
Q7 10	15 P7								
CP [1]	14 TC								
CEP 12	13 CET								
	SF00834								

74F269



APPLICATION




Figure 1. Synchronous Multistage Counting Scheme

MODE SELECT FUNCTION TABLE

		INPU	JTS	OUTPUT	S	OPERATING MODE		
СР	U/D	CEP	CET	PE	Pn	Q _n	TC	OFERATING MODE
↑	Х	Х	Х	I	I	L	(a)	Parallel load
↑ (Х	Х	Х	I	h	н	(a)	
↑	h	I	I	h	Х	Count Up	(a)	Count Up
\uparrow	I	I	I	h	Х	Count Down	(a)	Count Down
↑	Х	h	Ι	h	Х	q _n	(a)	Hold (do nothing)
↑	Х	Х	h	h	Х	q _n	Н	

H = High voltage level

h = High voltage level one setup prior to the Low-to-High clock transition

L = Low voltage level

I = Low voltage level one setup time prior to the Low-to-High clock transition

= Lower case letters indicate the state of the referenced output prior to the Low-to-High clock transition

q = Lower case X = Don't care ↑ = Low-to-Hic


 \uparrow = Low-to-High clock transition

(a) = TC is Low when CET is Low and the counter is at Terminal Count. Terminal Count Up is with all Q_n outputs High and Terminal Count Down is with all Qn outputs Low.

Downloaded from Arrow.com.

74F269

LOGIC DIAGRAM



74F269

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	–0.5 to V_{CC}	V
I _{OUT}	Current applied to output in Low output state	40	mA
T _{amb}	Operating free-air temperature range	0 to +70	°C
T _{stg}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	DADAMETED		UNIT			
STMBOL	PARAMETER	MIN	NOM	MAX	UNIT	
V _{CC}	Supply voltage	4.5	5.0	5.5	V	
V _{IH}	High-level input voltage	2.0			V	
V _{IL}	Low-level input voltage			0.8	V	
I _{IK}	Input clamp current			-18	mA	
I _{OH}	High-level output current			-1	mA	
I _{OL}	Low-level output current			20	mA	
T _{amb}	Operating free-air temperature range	0		70	°C	

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST	TEST CONDITIONS ^{NO TAG}			TYP NO TAG	MAX	UNIT	
V			$V_{CC} = MIN, V_{CC}$	V _{IL} = MAX	±10%V _{CC}	2.5			V
V _{OH}	High-level output voltage		V _{IH} = MIN, I ₀	_{DH} = MAX	$\pm 5\% V_{CC}$	2.7	3.4		v
V		$V_{CC} = MIN, V_{CC} = MIN, $	V _{IL} = MAX	±10%V _{CC}		0.30	0.50	V	
V _{OL}	OL Low-level output voltage		V _{IH} = MIN, I ₀	_{DL} = MAX	$\pm 5\% V_{CC}$		0.30	0.50	v
V _{IK}	Input clamp voltage	$V_{CC} = MIN, \ I_I = I_{IK}$				-0.73	-1.2	V	
l _l	Input current at maximum input v	oltage	$V_{CC} = MAX, V_I = 7.0V$					100	μΑ
I _{IH}	High-level input current		$V_{CC} = MAX, V_I = 2.7V$					20	μΑ
IIL	Low-level input current		$V_{CC} = MAX, V_I = 0.5V$					-0.6	mA
I _{OS}	Short-circuit output current ^{NO TAC}	3	V _{CC} = MAX			-60		-150	mA
	Supply current (total)		V _{CC} =	$V_{CC} = PE=CET=CEP=U/D=GND,$ Pn=4.5V, CP= \uparrow			93	120	mA
I _{CC} S			MĂX	PE=CET=CEP=U/D=GND, Pn=GND, CP=↑			98	125	mA

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at $V_{CC} = 5V$, $T_{amb} = 25^{\circ}C$. 3. Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

74F269


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	Т _а С _L = 5	amb = +25° V _{CC} = +5V 50pF, R _L =	2C 7 500Ω	T _{amb} = 0°C V _{CC} = +5 C _L = 50pF,	UNIT	
			MIN	TYP	MAX	MIN	MAX	
f _{MAX}	Maximum clock frequency	Waveform 1	100	115		85		MHz
t _{PLH}	Propagation delay	Waveform 1	3.0	6.0	8.5	3.0	9.0	ns
t _{pPHL}	CP to Q_n (Load, PE = Low)		4.0	6.5	8.5	4.0	9.0	ns
t _{PLH}	Propagation delay	Waveform 1	3.0	6.0	9.0	3.0	10.0	ns
t _{PHL}	CP to Q_n (Count, \overline{PE} = High)		4.5	7.0	10.0	4.0	10.5	ns
t _{PLH}	Propagation delay	Waveform 1	4.5	6.5	9.5	4.0	10.5	ns
t _{PHL}	CP to TC		5.0	6.5	9.5	5.0	10.0	ns
t _{PLH}	Propagation delay	Waveform 2	3.5	6.0	9.0	3.0	10.0	ns
t _{PHL}	CET to TC		3.0	6.5	9.0	3.0	10.0	ns
t _{PLH}	Propagation delay	Waveform 3	4.5	7.0	9.0	4.0	10.0	ns
t _{PHL}	U/D to TC		4.5	7.0	9.5	4.0	10.0	ns

AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITIONS	T _{amb} = V _{CC} = C _L = 50pF,	= +25°C = +5V R _L = 500Ω	T _{amb} = 0°C V _{CC} = +5 C _L = 50pF,	UNIT	
			MIN	TYP	MIN	MAX	
t _s (H) t _s (L)	Setup time, High or Low P _n to CP	Waveform 4	3.5 3.5		2.5 2.5		ns ns
t _h (H) t _h (L)	Hold time, High or Low P _n to CP	Waveform 4	1.0 1.0		0 1.0		ns ns
t _s (H) t _s (L)	Setup time, High or Low PE to CP	Waveform 4	5.5 6.5		5.5 6.5		ns ns
t _h (H) t _h (L)	Hold time, High or Low PE to CP	Waveform 4	0 0		0 0		ns ns
t _s (H) t _s (L)	Setup time, High or Low CEP or CET to CP	Waveform 5	6.0 8.0		5.0 6.5		ns ns
t _h (H) t _h (L)	Hold time, High or Low CEP or CET to CP	Waveform 5	0 0		0 0		ns ns
t _s (H) t _s (L)	Setup time, High or Low U/D to CP	Waveform 6	8.0 6.5		6.5 6.5		ns ns
t _h (H) t _h (L)	Hold time, High or Low U/D to CP	Waveform 6	0 0		0 0		ns ns
t _w (H) t _w (L)	CP Pulse width High or Low	Waveform 1	4.0 4.5		4.0 5.0		ns ns


TIMING DIAGRAM




AC WAVEFORMS

For all waveforms, $V_M = 1.5V$.


The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 3. Propagation Delay, Up/Down Count Control Input to Terminal Count Output




Waveform 5. Count Enables Setup and Hold Times



Waveform 2. Propagation Delay, CET Input to Terminal Count Output




Waveform 4. Parallel Data and Parallel Enable Setup and Hold Times




Waveform 6. Up/Down Count Control Setup and Hold Times


74F269

TEST CIRCUIT AND WAVEFORMS



SF00006





UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	с	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	М _Н	w	Z ⁽¹⁾ max.
mm	4.70	0.38	3.94	1.63 1.14	0.56 0.43	0.36 0.25	31.9 31.5	6.73 6.48	2.54	7.62	3.51 3.05	8.13 7.62	10.03 7.62	0.25	2.05
inches	0.185	0.015	0.155	0.064 0.045	0.022 0.017	0.014 0.010	1.256 1.240	0.265 0.255	0.100	0.300	0.138 0.120	0.32 0.30	0.395 0.300	0.01	0.081

Note


1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT222-1		MS-001AF			95-03-11	

74F269

SOT222-1





	max.	A1	A ₂	A ₃	b _p	c	D())	E	e	HE	L	Lp	Q	v	w	У
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1
inches	6 0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014		0.61 0.60	0.30 0.29	0.050	0.42 0.39	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT137-1	075E05	MS-013AD				-92-11-17 95-01-24	

74F269

SOT137-1

0.9

0.4

0.035

0.016


8°

0°

Product specification

8-bit bidirectional binary counter

74F269



74F269

NOTES

74F269

DEFINITIONS						
Data Sheet Identification	Product Status	Definition				
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.				
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Phili Semiconductors reserves the right to make changes at any time without notice in order to improve desi and supply the best possible product.				
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.				

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act. © Copyright Philips Electronics North America Corporation 1996 All rights reserved. Printed in U.S.A.

(print code)

Date of release: July 1994

Document order number: