74AVC1637316-bit D-type transparent latch; 3.6 V tolerant; 3-stateRev. 3 - 20 February 2018Product data sheet

1 General description

The 74AVC16373 is a 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. One latch enable (LE) input and one output enable (\overline{OE}) input are provided per 8-bit section. The 74AVC16373 consist of two sections of eight D-type transparent latches with 3-state true outputs.

The 74AVC16373 is designed to have an extremely fast propagation delay and a minimum amount of power consumption.

To ensure the high-impedance output state during power-up or power-down, pin $n\overline{OE}$ should be tied to V_{CC} through a pull-up resistor (Live Insertion).

A dynamic controlled output (DCO) circuitry is implemented to support termination line drive during transient (see Figure 5).

2 Features and benefits

- Wide supply voltage range from 1.2 V to 3.6 V
- · Complies with JEDEC standards:
 - JESD8-7 (1.2 V to 1.95 V)
 - JESD8-5 (1.8 V to 2.7 V)
 - JESD8-1A (2.7 V to 3.6 V)
- CMOS low power consumption
- Input/output tolerant up to 3.6 V
- Dynamic Controlled Output (DCO) circuit dynamically changes output impedance, resulting in noise reduction without speed degradation
- Low inductance multiple V_{CC} and GND pins to minimize noise and ground bounce
- Supports Live Insertion

3 Ordering information


Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74AVC16373DGG	−40 °C to +85 °C	TSSOP48	plastic thin shrink small outline package; 48 leads; body width 6.1 mm	SOT362-1



16-bit D-type transparent latch; 3.6 V tolerant; 3-state

4 Functional diagram




74AVC16373 Product data sheet

Downloaded from Arrow.com.

16-bit D-type transparent latch; 3.6 V tolerant; 3-state

5 Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1D0, 1D1, 1D2, 1D3, 1D4, 1D5, 1D6, 1D7	47, 46, 44, 43, 41, 40, 38, 37	data inputs
2D0, 2D1, 2D2, 2D3, 2D4, 2D5, 2D6, 2D7	36, 35, 33, 32, 30, 29, 27, 26	data inputs
1Q0, 1Q1, 1Q2, 1Q3, 1Q4, 1Q5, 1Q6, 1Q7	2, 3, 5, 6, 8, 9, 11, 12	data outputs
2Q0, 2Q1, 2Q2, 2Q3, 2Q4, 2Q5, 2Q6, 2Q7	13, 14, 16, 17, 19, 20, 22, 23	data outputs
10E, 20E	1, 24	output enable inputs (active LOW)
1LE, 2LE	48, 25	latch enable inputs (active HIGH)
GND	4, 10, 15, 21, 28, 34, 39, 45	ground (0 V)
V _{CC}	7, 18, 31, 42	supply voltage

74AVC16373 Product data sheet © Nexperia B.V. 2018. All rights reserved.

16-bit D-type transparent latch; 3.6 V tolerant; 3-state

6 Functional description

Table 3. Function table ^[1]

Operating mode	Inputs			Internal	Outputs	
	nOE	nLE	nDn	latches	nQn	
enable and read register (transparent mode)	L	Н	L	L	L	
	L	Н	Н	Н	Н	
latch and read register	L	Ļ	I	L	L	
	L	Ļ	h	Н	Н	
Hold	L	L	Х	NC	NC	
Latch register and disable outputs	Н	L	Х	NC	Z	
	Н	Н	nDn	nDn	Z	

[1] H = HIGH voltage level;

L = LOW voltage level;

 \downarrow = HIGH-to-LOW LE transition;

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;

 $\mathsf{I} = \mathsf{LOW}$ voltage level one set-up time prior to the HIGH-to-LOW LE transition;

X = don't care;

NC = No change;

Z = high-impedance OFF-state.

7 Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+4.6	V
I _{IK}	input clamping current	V _I < 0 V		-	-50	mA
VI	input voltage	data and control inputs	[1]	-0.5	+4.6	V
I _{OK}	output clamping current	V _O < 0 V		-	-50	mA
Vo	output voltage	output HIGH or LOW	[1]	-0.5	V _{CC} + 0.5	V
		output 3-state	[1]	-0.5	+4.6	V
lo	output current	V_{O} = 0 V to V_{CC}		-	+50	mA
I _{CC}	supply current			-	100	mA
I _{GND}	ground current			-100	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	T_{amb} = -40 °C to +85 °C	[2]	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] Above 60 °C the value of Ptot derates linearly with 5.5 mW/K.

16-bit D-type transparent latch; 3.6 V tolerant; 3-state

8 Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage	for low-voltage applications	1.2	-	3.6	V
		according to JEDEC Low Voltage	1.4	-	1.6	V
	S	Standards	1.65	-	1.95	V
			2.3	-	2.7	V
			3.0	-	3.6	V
VI	input voltage		0	-	3.6	V
Vo	output voltage	output HIGH or LOW	0	-	V _{CC}	V
		output 3-state	0	-	3.6	V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 1.4 V to 1.6 V	0	-	40	ns/V
		V _{CC} = 1.65 V to 2.3 V	0	-	30	ns/V
		V _{CC} = 2.3 V to 3.0 V	0	-	20	ns/V
		V _{CC} = 3.0 V to 3.6 V	0	-	10	ns/V

Table 5. Recommended operating conditions

9 Static characteristics

Table 6. Static characteristics

At recommended operating conditions; $T_{amb} = -40$ °C to +85 °C; Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
V _{IH}	HIGH-level input	V _{CC} = 1.2 V	V _{CC}	-	-	V
	voltage	V _{CC} = 1.4 V to 1.6 V	$0.65 \times V_{CC}$	0.9	-	V
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	0.9	-	V
		V_{CC} = 2.3 V to 2.7 V	1.7	1.2	-	V
		V _{CC} = 3.0 V to 3.6 V	2.0	1.5	-	V
V _{IL}	LOW-level input	V _{CC} = 1.2 V	-	-	GND	V
	voltage	V _{CC} = 1.4 V to 1.6 V	-	0.9	0.35 × V _{CC}	V
		V _{CC} = 1.65 V to 1.95 V	-	0.9	0.35 × V _{CC}	V
		V_{CC} = 2.3 V to 2.7 V	-	1.2	0.7	V
		V _{CC} = 3.0 V to 3.6 V	-	1.5	0.8	V
V _{OH}	HIGH-level output	$V_{I} = V_{IH} \text{ or } V_{IL}; \text{ see } \frac{\text{Figure 5}}{1}$				
	voltage	I_{O} = -100 μ A; V_{CC} = 1.65 V to 3.6 V	V _{CC} - 0.20	V _{CC}	-	V
		I _O = -3 mA; V _{CC} = 1.4 V	V _{CC} - 0.35	V _{CC} - 0.23	-	V
		I _O = -4 mA; V _{CC} = 1.65 V	V _{CC} - 0.45	V _{CC} - 0.25	-	V
		I_{O} = -8 mA; V_{CC} = 2.3 V	V _{CC} - 0.55	V _{CC} - 0.38	-	V
		I _O = -12 mA; V _{CC} = 3.0 V	V _{CC} - 0.70	V _{CC} - 0.48	-	V

74A\	/C163	373		
_				

Product data sheet


Nexperia

74AVC16373


16-bit D-type transparent latch; 3.6 V tolerant; 3-state

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
V _{OL}	LOW-level output	$V_{I} = V_{IH} \text{ or } V_{IL}; \text{ see } \frac{\text{Figure 5}}{1}$				
	voltage	I_{O} = 100 $\mu A;$ V_{CC} = 1.65 V to 3.6 V	-	GND	0.20	V
		I _O = 3 mA; V _{CC} = 1.4 V	-	0.18	0.35	V
		I _O = 4 mA; V _{CC} = 1.65 V	-	0.22	0.45	V
		I _O = 8 mA; V _{CC} = 2.3 V	-	0.37	0.55	V
		I _O = 12 mA; V _{CC} = 3.0 V	-	0.51	0.70	V
l _l	input leakage current	V_{I} = V_{CC} or GND; V_{CC} = 1.4 V to 3.6 V				
		per input pin	-	0.1	2.5	μA
I _{OFF}	power-off leakage current	$V_1 \text{ or } V_0 = 3.6 \text{ V}; \text{ V}_{CC} = 0 \text{ V}$	-	0.1	±10	μA
I _{OZ}	OFF-state output	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{O} = V_{CC} \text{ or } GND$				
	current	V_{CC} = 1.4 V to 2.7 V	-	0.1	5	μA
		V _{CC} = 3.0 V to 3.6 V	-	0.1	10	μA
I _{CC}	supply current	$V_{I} = V_{CC}$ or GND; $I_{O} = 0$ A				
		V_{CC} = 1.4 V to 2.7 V	-	0.1	20	μA
		V _{CC} = 3.0 V to 3.6 V	-	0.2	40	μA
CI	input capacitance		-	5.0	-	pF

[1] All typical values are measured at T_{amb} = 25 $^\circ C.$



9.1 Dynamic controlled output graphs



16-bit D-type transparent latch; 3.6 V tolerant; 3-state

10 Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 10.

Symbol	Parameter	Conditions	-4	0 °C to +85	S°C	Unit
			Min	Тур ^[1]	Мах	
t _{pd}	propagation delay	nDn to nQn; see Figure 6 [2]				
		V _{CC} = 1.2 V	-	3.6	-	ns
		V _{CC} = 1.4 V to 1.6 V	1.2	3.1	6.8	ns
		V _{CC} = 1.65 V to 1.95 V	1.0	2.2	5.7	ns
		V_{CC} = 2.3 V to 2.7 V	0.7	1.6	3.3	ns
		V _{CC} = 3.0 V to 3.6 V	0.7	1.4	2.8	ns
		nLE to nQn; see Figure 7 [2]				
		V _{CC} = 1.2 V	-	3.6	-	ns
		V _{CC} = 1.4 V to 1.6 V	2.5	3.1	9.4	ns
		V _{CC} = 1.65 V to 1.95 V	2.3	2.2	7.8	ns
		V_{CC} = 2.3 V to 2.7 V	1.3	1.6	4.2	ns
		V _{CC} = 3.0 V to 3.6 V	0.7	1.4	3.9	ns
t _{en}	enable time	nOE to nQn; see Figure 8 [2]				
		V _{CC} = 1.2 V	-	5.9	-	ns
		V _{CC} = 1.4 V to 1.6 V	1.6	4.2	8.8	ns
		V _{CC} = 1.65 V to 1.95 V	1.6	3.5	6.7	ns
		V_{CC} = 2.3 V to 2.7 V	1.4	2.4	4.3	ns
		V _{CC} = 3.0 V to 3.6 V	0.7	2.0	3.4	ns
t _{dis}	disable time	nOE to nQn; see Figure 8 [2]				
		V _{CC} = 1.2 V	-	5.8	-	ns
		V _{CC} = 1.4 V to 1.6 V	2.5	4.6	9.4	ns
		V _{CC} = 1.65 V to 1.95 V	2.3	3.6	7.8	ns
		V_{CC} = 2.3 V to 2.7 V	1.3	1.9	4.2	ns
		V _{CC} = 3.0 V to 3.6 V	1.2	2.1	3.9	ns
t _W	pulse width	nLE HIGH; see <u>Figure 7</u> .				
		V _{CC} = 1.2 V	-	2.4	-	ns
		V _{CC} = 1.4 V to 1.6 V	-	1.9	-	ns
		V _{CC} = 1.65 V to 1.95 V	2.2	1.7	-	ns
		V_{CC} = 2.3 V to 2.7 V	2.0	1.6	-	ns
		V _{CC} = 3.0 V to 3.6 V	1.8	1.4	_	ns

7 / 15

Downloaded from Arrow.com.

16-bit D-type transparent latch; 3.6 V tolerant; 3-state

Symbol	Parameter	Conditions	−40 °C to +85 °C			
			Min	Тур ^[1]	Max	
t _{su}	set-up time	nDn to nLE; see <u>Figure 9</u>				
		V _{CC} = 1.2 V	-	0.4	-	ns
		V _{CC} = 1.4 V to 1.6 V	1.2	0.2	-	ns
		V _{CC} = 1.65 V to 1.95 V	1.1	0.1	-	ns
		V _{CC} = 2.3 V to 2.7 V	0.9	-0.1	-	ns
		V _{CC} = 3.0 V to 3.6 V	0.8	-0.1	-	ns
t _h	hold time	nDn to nLE; see <u>Figure 9</u>				
		V _{CC} = 1.2 V	-	-0.2	-	ns
		V _{CC} = 1.4 V to 1.6 V	1.1	-0.1	-	ns
		V _{CC} = 1.65 V to 1.95 V	1.1	0.0	-	ns
		V _{CC} = 2.3 V to 2.7 V	1.1	0.1	-	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	0.2	-	ns
C _{PD}	power dissipation capacitance	per buffer; V_I = GND to V_{CC} ^[3]				
		outputs enabled	-	34	-	pF
		outputs disabled	-	1	-	pF

[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V respectively.

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

 t_{en} is the same as t_{PZL} and $t_{PZH}.$

 t_{dis} is the same as t_{PLZ} and t_{PHZ} . [3] C_{PD} is used to determine the dynamic power dissipation (P_D in µW). $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

 f_o = output frequency in MHz

C_L = output load capacitance in pF


 V_{CC} = supply voltage in Volts

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_0)$ = sum of the outputs.


16-bit D-type transparent latch; 3.6 V tolerant; 3-state

10.1 Waveforms and test circuit



Measurement points are given in Table 8.


 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.



Measurement points are given in Table 8.


 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Figure 6. Input (nDn) to output (nQn) propagation delays propagation delays and pulse width



 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.





© Nexperia B.V. 2018. All rights reserved.


Nexperia


74AVC16373

16-bit D-type transparent latch; 3.6 V tolerant; 3-state

Table 8. Measurement points

Supply voltage	Input Output				
V _{cc}	VI	V _M	V _M	V _X	V _Y
≤2.3 V	V _{CC}	0.5 x V _{CC}	0.5 x V _{CC}	V _{OL} + 0.15 V	V _{OH} - 0.15 V
2.3 V to 2.7 V	V _{CC}	0.5 x V _{CC}	0.5 x V _{CC}	V _{OL} + 0.15 V	V _{OH} - 0.15 V
3.0 V to 3.6 V	V _{CC}	0.5 x V _{CC}	0.5 x V _{CC}	V _{OL} + 0.3 V	V _{OH} - 0.3 V





Test data is given in <u>Table 9</u>.

Definitions for test circuit:

R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

V_{EXT} = External voltage for measuring switching times.

Figure 10. Test circuit for measuring switching times


Table 9. Test data

Supply voltage	Input		Load		V _{EXT}		
V _{cc}	VI	t _r , t _f	CL	RL	t _{PLH} , t _{PHL}	t _{PLZ} , t _{PZL}	t _{PHZ} , t _{PZH}
1.2 V	V _{CC}	≤ 2.0 ns	15 pF	2000 Ω	open	$2 \times V_{CC}$	GND
1.4 V to 1.6 V	V _{CC}	≤ 2.0 ns	15 pF	2000 Ω	open	$2 \times V_{CC}$	GND
1.65 V to 1.95 V	V _{CC}	≤ 2.0 ns	30 pF	1000 Ω	open	$2 \times V_{CC}$	GND
2.3 V to 2.7 V	V _{CC}	≤ 2.0 ns	30 pF	500 Ω	open	$2 \times V_{CC}$	GND
3.0 V to 3.6 V	V _{CC}	≤ 2.0 ns	30 pF	500 Ω	open	$2 \times V_{CC}$	GND

74AVC16373 Product data sheet

16-bit D-type transparent latch; 3.6 V tolerant; 3-state

11 Package outline



74AVC16373 Product data sheet

16-bit D-type transparent latch; 3.6 V tolerant; 3-state

12 Abbreviations

Table 10. Abbreviations				
Acronym	Description			
CMOS	Complementary Metal-Oxide Semiconductor			
DCO	Dynamic Controlled Output			
DUT	Device Under Test			

13 Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74AVC16373 v.3	20180220	Product data sheet	-	74AVC16373 v.2		
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. 					
74AVC16373 v.2	20000309	Product specification	-	74AVC_AVCH16373_N v.1		
74AVC_AVCH16373_N v.1	19981211	Product specification	-	-		

16-bit D-type transparent latch; 3.6 V tolerant; 3-state

14 Legal information

14.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

Please consult the most recently issued document before initiating or completing a design. [1]

The term 'short data sheet' is explained in section "Definitions".

[2] [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia

Right to make changes - Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

74AVC16373 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 - 20 February 2018

© Nexperia B.V. 2018. All rights reserved.

16-bit D-type transparent latch; 3.6 V tolerant; 3-state

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer

design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Nexperia

74AVC16373

16-bit D-type transparent latch; 3.6 V tolerant; 3-state

Contents

1	General description	1
2	Features and benefits	1
3	Ordering information	1
4	Functional diagram	2
5	Pinning information	3
5.1	Pinning	
5.2	Pin description	3
6	Functional description	4
7	Limiting values	4
8	Recommended operating conditions	5
9	Static characteristics	5
9.1	Dynamic controlled output graphs	6
10	Dynamic characteristics	7
10.1	Waveforms and test circuit	9
11	Package outline	11
12	Abbreviations	12
13	Revision history	12
14	Legal information	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© Nexperia B.V. 2018.

All rights reserved.

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com

Date of release: 20 February 2018 Document identifier: 74AVC16373