ON Semiconductor

Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and Onsemi. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

LC78616PE


Digital Servo Processor LSI for Compact Disc Player with RF Amplifier



www.onsemi.com

Overview

The LC78616PE integrates RF signal processor for CD-DA/R/RW, servo control, EFM signal processing, anti-shock processing and playback controller (Sequencer: 8bits CPU). It is possible to make CD player system using with micro controller, driver and SDRAM IC's with less components.



PQFP100 14x20 / QIP100E

Features

- RF signal processing for CD-DA/R/RW, servo control and EFM signal processing
- · Outputs CDDA, CDROM data
- Maximum approximately 40 seconds shock protection by shock proof function with external 64M bits SDRAM
- · CD-TEXT decoded data are stored in external SDRAM.
- CD playback system is realized with simple macro commands by the external controller because of the internal Sequencer (8 bits CPU).
- · Operating Voltage: 3.3 V Typical
- Operating Temperature : -40°C to +85°C
- Package : QIP100E(14×20)

ORDERING INFORMATION

See detailed ordering and shipping information on page 27 of this data sheet.

Detail of Functions [CD-DSP functions]

< Playback functions>

• Playback mode : CLV playback / Jitter free playback (VCEC)

• Playback speed : Normal speed, double speed, quadruple speed (CLV playback / Jitter free playback)

<RF processing block>

• RF system : AGC, CD-R and CD-R/W playback support, peak hold, bottom hold

Error system
 Detection
 TE signal generation, FE signal generation
 Drack count signal, Jitter, Defect (black, mirror)

LASER power controller (APC)DC offset voltage cancellation

<Servo control block>

- · All servo systems as tracking, focus, sled and spindle are implemented with digital processing.
- Automatic adjustment functions : focus gain, focus bias, focus offset, tracking gain, tracking offset and tracking balance
- · Shock detection / Interruption detection

<CD signal processing block>

- EFM signal synchronization detection, protection and interpolation
- Error detection, correction (C1 = double, C2 = quadruple/double)
- Jitter margin ± 19 frames

<CD-TEXT processing block>

- · Buffers CD-TEXT decoded data to the buffer memory.
- Starts buffering of CD-TEXT decoded data from desired ID3/ID4.

<Shock proof processing block>

• Shock proof processing using with external 16M-bit or 64M-bit Memory

Approximately 10sec. with 16Mbit or 40sec. with 64Mbit

[CD data processing functions]

<CDDA data processing block>

• Interpolation • Mute function $(-12 \text{ dB}, -\infty)$

Digital attenuator
 De-emphasis filter

<CDROM data processing block>

CLV playback
 Jitter free playback (VCEC)
 Free speed within quadruple speed
 *CDROM Data is not buffering to SDRAM and output directly

<Outputs format>

- Digital 3 lines output(LRCK,BCK,DATA)
- · Supports various external audio data output format

IIS (48 fs), MSB First, Right-Justified, Left-Justified (32 fs / 48 fs), 16-bit data length

· Slave mode

Output DATA synchronized to external Clock input (LRCK and BCK)

• Digital output (S/PDIF, only CLV playback mode)

[Internal Microcontroller functions]

<Sequencer control>

· CD playback control

Servo control, CD-TEXT processing, Digital data output control, etc.

<Communication control between main controller>

- The SIO interface using CE, CL, DI, DO and BUSYB pins is available as communication format.
- External main controller can control this IC directly such as "stop oscillation" or "restart oscillation" or so on at the internal register open mode (REG READY high condition).
- Even while the oscillation is stopped, some of general port can be controlled by host controller.

<Peripheral interface block>

• GPIO port 8 ports maximum (Shared with other functions.)

<Program memory block>

- · Mask-ROM type
- ROM Correct function is built in for the partial change of the program and Host controller can use this.

<Others>

· Watch Dog Timer

Notifies to outside from a pin or resets internally.

- Power management (Two kinds of sleep mode)
 - (1) Only the clock for CPU core is operating and clocks for other blocks are stopping.
 - (2) All clocks are stopping.

[Others]

<Internal power supply>

• 1.5 V regulator for internal blocks

Absolute Maximum Ratings at Ta = 25°C, DVSS = AVSS = XVSS = VVSS1 = 0 V

C1 1			
Symbol	Conditions	Ratings	Unit
V _{DD} max	DVDD, AVDD, XVDD, VVDD1	-0.3 to +3.95	
V_{IN} 1		-0.3 to DV _{DD} +0.3	V
V _{OUT}		-0.3 to DV _{DD} +0.3	
Pd max	Ta ≤ 85°C Mounted reference PCB(*)	300	mW
Topr		-40 to +85	0.0
Tstg		-40 to +125	°C
	V _{DD} max V _{IN} 1 V _{OUT} Pd max Topr	$\begin{array}{c c} V_{DD} \text{ max} & DVDD, AVDD, XVDD, VVDD1 \\ \hline \\ V_{IN1} & \\ \hline \\ V_{OUT} & \\ \hline Pd \text{ max} & Ta \leq 85^{\circ}C \\ \hline \\ Mounted \text{ reference PCB(*)} \\ \hline \\ Topr & \\ \hline \\ Tstg & \\ \hline \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

^(*) Reference PCB: 114.3 mm × 76.1 mm × 1.6 mm, glass epoxy resin

<Notes>

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Allowable Operating Ranges at Ta = -40 to 85°C, DV_{SS} = AV_{SS} = XV_{SS} = VV_{SS}1 = 0 V

Parameter	Symbol	Pin Names	Туре	Conditions	MIN	TYP	MAX	Unit
Supply voltage	v_{DD}	DVDD, AVDD, XVDD, VVDD1			3.00		3.60	
High-level input voltage	V _{IH}	XIN,RESB, MODE, MODE3, CE, CL, DI, CONT00, CONT01, CONT02, CONT03, CONT04, CONT05, CONT08, CONT09, CONT10, DO, SDDAT00 to 15, SDADRS11, SDADRS12	Schmitt		2.00		V _{DD}	V
Low-level input voltage	V _{IL}	XIN, RESB, TEST, MODE3, CE, CL, DI, CONT00, CONT01, CONT02, CONT03, CONT04, CONT05, CONT08, CONT09, CONT10, DO, SDDAT00 to 15, SDADRS11, SDADRS12	Schmitt		0.00		0.80	
Crystal Oscillator Frequency	FX	XIN XOUT	Oscillator circuit			16.9344		MHz
External clock Input	EXCK	XIN	Schmitt			16.9344	18.0	MHz

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Parameter	Symbol	Pin Names	Туре	Conditions	MIN	TYP	MAX	Unit
Current drain	I _{DD} 1	DVDD, AVDD, XVDD, VVDD1				40	60	mA
High-level input current	IIH	RESB, MODE, MODE3, CE, CL, DI, CONT00, CONT01, CONT02, CONT03, CONT04, CONT05, CONT08, CONT09, CONT10, DO, SDDAT00 to 15, SDADRS11, SDADRS12	Schmitt	V _{IN} = V _{DD} Built-in Pull-down Resistor OFF			10.00	μА
Low-level input current	I _{IL}	RESB, TEST, MODE3, CE, CL, DI, CONT00, CONT01, CONT02, CONT03, CONT04, CONT05, CONT08, CONT09, CONT10, SDDAT00 to 15, SDADRS11, SDADRS12	Schmitt	V _{IN} = 0.0V Built-in Pull-down Resistor OFF	-10.00			
High-level output voltage	V _{OH} (1)	DO, BUSYB, CONT00, CONT01, CONT02, CONT03, CONT05, CONT08, CONT09, CONT10, SDDAT00 to SDDAT15, SDADRS00 to SDADRS12, SDBA, SDCKE, SDCSB, SDRASB, SDCASB, SDWEB, SDDQM	CMOS	IOH = −2 mA	V _{DD} -0.6			
	V _{OH} (2)	CL, DI, CONT04, SDCLK	CMOS	IOH = -4 mA				V
Low-level output voltage	V _{OL} (1)	DO, BUSYB, CONT00, CONT01, CONT02, CONT03, CONT05, CONT08, CONT09, CONT10, SDDAT00 to SDDAT15, SDADRS00 to SDADRS12, SDBA, SDCKE, SDCSB, SDRASB, SDCASB, SDWEB, SDDQM	CMOS	IOL = 2 mA			0.40	v
	V _{OL} (2)	CL, DI, CONT04, SDCLK	CMOS	IOL = 4 mA				
Output off-leakage	I _{OFF} (1)	PDOUT0, PDOUT1		Hi-Z Out	-10.00		10.00	μA
current	I _{OFF} (2)	DO		Hi-Z Out	-10.00		10.00	pu 1
Built-in Pull-down resistor	RPD	CE, CONT00, CONT01, CONT02, CONT03, CONT04, CONT05, CONT08, CONT09, CONT10, SDDAT00 to SDDAT15, SDADRS11,SDADRS12			50	100	200	kΩ
Charge pump	IPDOH	PDOUT1, PDOUT0		PCKIST = 100 kΩ	35	50	65	
output current				Current value				μΑ

(Notes)

• Connect and use the pull-up or the pull-down resister with the outside when you use serial communications because the terminal DO is 3- State output (initial state).

-65

Setting: 1x

-50

-35

PDOUT1, PDOUT0

IPDOL

• The DO, BUSYB, CONT00, CONT01, CONT02, CONT03, CONT04, CONT05, CONT08, CONT09 and CONT10 pins can be used as the N channel open drain pins. When used as the N channel open drain pin, external pull-up resistor must be connected to those pins.


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Package Dimensions


unit: mm

PQFP100 14x20 / QIP100E

CASE 122BV **ISSUE A**



SOLDERING FOOTPRINT*



NOTE: The measurements are not to guarantee but for reference only.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*




XXXXX = Specific Device Code Y = Year

M = Month

DDD = Additional Traceability Data

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present.



Pin Description

Pin No.	Pin name	I/O	State when "Reset"	Function
1	AVDD	_	_	Analog system power supply
2	FDO	AO	AVDD/2	Focus control signal output
3	TDO	AO	AVDD/2	Tracking control signal output
4	SLDO	AO	AVDD/2	Sled control signal output
5	SPDO	AO	AVDD/2	Spindle control signal output
6	VVSS1	_	_	EFMPLL ground. This pin must be connected to the 0V level.
7	PDOUT1	AO	Undefined	EFMPLL charge pump output 1
8	PDOUT0	AO	Undefined	EFMPLL charge pump output 0
9	PCKIST	AI	Input	EFMPLL charge pump current setting resistor connection pin
10	VVDD1	_	_	EFMPLL power supply
11	MODE	I	Input	LSI mode set pin. This pin must be connected to the DVDD level.
			•	Host I/F
12	CE	I	Input	Enable signal input for serial communication
				This pin must be connected to the 0V level in IIC communication mode.
				Host I/F
13	CL	I/O	Input	Data transfer clock input for serial communication
				Data transfer clock input for IIC communication (N-ch. open drain) Host I/F
14	DI	I/O	Input	Data input for serial communication
17	DI	1/0	Input	Data input/output for IIC communication (N-ch. open drain)
				Host I/F
15	DO	I/O	Input	Data output for serial communication
13	DO	1/0	прис	This pin must be pulled down to the 0V level or be pulled up to the DVDD level in
				IIC communication mode.
16	RESB	I	Input	IC reset input.(Low active)
17	TECT	I		This pin must be set low once after power is first applied.
17	TEST	1	Input	Test input. This pin must be connected to the 0V level. Host I/F
18	BUSYB	О	Low	BUSYB output(High : Communication available)
				General purpose I/O port with pull down resistor
				Digital audio output <s pdif=""></s>
19	CONT04	I/O	Input	FS384 clock output for Audio DAC
				Clock input/output for CDTEXT interface (exclusive with CONT01 and CONT09)
				Watch Dog Timer state monitor output
20	CONT05	I/O	Input	General purpose I/O port with pull down resistor
			•	Serial data output for CDTEXT interface General purpose I/O port with pull down resistor
				Digital audio output <s pdif=""></s>
				FS384 clock output for Audio DAC
21	CONT03	I/O	Input	SBCK clock input for CD subcode data
			1	Data request signal input for CDTEXT interface (exclusive with CONT00 and
				CONT08)
				Watch Dog Timer state monitor output
				General purpose I/O port with pull down resistor
22	CONT02	I/O	Input	Data output for Digital Audio interface PW data output in CD subcode
				Serial data output in CD subcode Serial data output for CDTEXT interface
				General purpose I/O port with pull down resistor
			1	Bit clock output for CD data
23	CONT01	I/O	Input	Bit clock input for CD data (exclusive with CONT09)
				Frame synchronization signal (SFSY) output for CD subcode
			ļ	Clock input/output for CDTEXT interface (exclusive with CONT04 and CONT09)
				General purpose I/O port
				LR clock output for CD data LR clock input for CD data (exclusive with CONT08)
24	CONT00	I/O	Input	Block synchronization signal (SBSY) output for CD subcode
			1	Data request signal input for CDTEXT interface (exclusive with CONT03 and
		<u> </u>		CONT08)
	SDDAT15	I/O	Input(Low)	SDRAM data 15

26 DVDD - - Digital system power supply 27 DVSS - - Digital system ground. This pin must be come 28 DVDD15 AO High Capacitor connection pin for internal regulate 29 SDDAT14 I/O Input(Low) SDRAM data 14 30 SDDAT13 I/O Input(Low) SDRAM data 13 31 DVDD - - Digital system power supply 32 DVSS - - Digital system ground. This pin must be come 33 SDDAT12 I/O Input(Low) SDRAM data 12 34 SDDAT11 I/O Input(Low) SDRAM data 11 35 SDDAT10 I/O Input(Low) SDRAM data 10	or
28 DVDD15 AO High Capacitor connection pin for internal regulated 29 SDDAT14 I/O Input(Low) SDRAM data 14 30 SDDAT13 I/O Input(Low) SDRAM data 13 31 DVDD - - Digital system power supply 32 DVSS - - Digital system ground. This pin must be constant and the constant	or
28 DVDD15 AO High Capacitor connection pin for internal regulated 29 SDDAT14 I/O Input(Low) SDRAM data 14 30 SDDAT13 I/O Input(Low) SDRAM data 13 31 DVDD - - Digital system power supply 32 DVSS - - Digital system ground. This pin must be constant and the constant	or
30 SDDAT13 I/O Input(Low) SDRAM data 13 31 DVDD - - Digital system power supply 32 DVSS - - Digital system ground. This pin must be constant and system ground. This pin mus	nected to the 0V level.
31 DVDD	nected to the 0V level.
32 DVSS - - Digital system ground. This pin must be cont 33 SDDAT12 I/O Input(Low) SDRAM data 12 34 SDDAT11 I/O Input(Low) SDRAM data 11 35 SDDAT10 I/O Input(Low) SDRAM data 10	nected to the 0V level.
33 SDDAT12 I/O Input(Low) SDRAM data 12 34 SDDAT11 I/O Input(Low) SDRAM data 11 35 SDDAT10 I/O Input(Low) SDRAM data 10	nected to the 0V level.
34 SDDAT11 I/O Input(Low) SDRAM data 11 35 SDDAT10 I/O Input(Low) SDRAM data 10	
35 SDDAT10 I/O Input(Low) SDRAM data 10	
* ` ` '	
36 SDDAT09 I/O Input(Low) SDRAM data 9	
37 SDDAT08 I/O Input(Low) SDRAM data 8	
38 SDCLK O Low SDRAM system clock output	
39 SDCKE O Low SDRAM clock enable output	
40 SDADRS09 O Low SDRAM address output 9	
41 SDADRS08 O Low SDRAM address output 8	
42 SDADRS07 O Low SDRAM address output 7	
43 SDADRS06 O Low SDRAM address output 6	
44 SDADRS05 O Low SDRAM address output 5	
45 SDADRS04 O Low SDRAM address output 4	
46 SDADRS03 O Low SDRAM address output 3	
47 SDADRS02 O Low SDRAM address output 2	
48 SDADRS01 O Low SDRAM address output 1 49 SDADRS00 O Low SDRAM address output 0	
51 MODE3 I Input LSI mode set pin SDRAM Bank select Address output	
52 SDBA O Low Connect SDRAM-BANK pin when 16Mb. Connect SDRAM-BANK1 pin when 64Mi	
53 SDCSB O Low SDRAM Chip Select output	
54 SDRASB O Low SDRAM Row Address Strobe output	
55 SDCASB O Low SDRAM Column Address Strobe output	
56 SDWEB O Low SDRAM Write Enable output	
SDRAM Data Mask Control output	land and this win both to
57 SDDQM O Low Common both for 16M/64Mbit-SDRAM : C	
58 SDDAT07 I/O Input(Low) SDRAM data 7	(WI) pinis
59 SDDAT06 I/O Input(Low) SDRAM data 6	
60 SDDAT05 I/O Input(Low) SDRAM data 5	
61 DVDD15 AO High Capacitor connection pin for internal regulate	or
62 DVSS – Digital system ground. This pin must be contributed by the contribution of t	
63 DVDD – Digital system power supply	
64 SDDAT04 I/O Input(Low) SDRAM data 4	
65 SDDAT03 I/O Input(Low) SDRAM data 3	
66 SDDAT02 I/O Input(Low) SDRAM data 2	
67 SDDAT01 I/O Input(Low) SDRAM data 1	
68 SDDAT00 I/O Input(Low) SDRAM data 0	
Connect to SDRAM ADRS11 pin when using	g 64M bit SDRAM.
69 SDADRS11 I/O Input(Low) SDRAM address output 11	
CON 100 is available when using 16W bit St	DRAM.
General purpose I/O port with pull down r Connect to SDRAM BANK0 pin when using	
SDR AM address output 12	g 04M oft SDRAM.
70 SDADRS12 I/O Input(Low) CONT07 is available when using 16M bit SI	DRAM.
General purpose I/O port with pull down re	
71 XVSS – Oscillator ground. This pin must be connected	
72 XOUT O Oscillation 16.9344MHz oscillator connection	
73 XIN I Oscillation 16.9344MHz oscillator connection	
74 XVDD – Oscillator power supply	
75 DVDD – Digital system power supply	

Pin No.	Pin name	I/O	State when "Reset"	Function
76	CONT08	I/O	Input	General purpose I/O port with LR clock output for CD data LR clock input for CD data (exclusive with CONT00) Data request signal input for CDTEXT interface (exclusive with CONT00 and CONT03)
77	CONT09	I/O	Input	General purpose I/O port with pull down resistor Bit clock output for CD data Bit clock input for CD data (exclusive with CONT01) Clock input/output for CDTEXT interface (exclusive with CONT01 and CONT04)
78	CONT10	I/O	Input	General purpose I/O port with pull down resistor Data output for Digital Audio interface Digital audio output <s pdif=""> Serial data output for CDTEXT interface Watch Dog Timer state monitor output</s>
79	DVSS	_	_	Digital system ground. This pin must be connected to the 0V level.
80	SLCO	AO	Undefined	Slice Level Control output
81	EFMIN	AI	Input	RF signal input
82	RFOUT	AO	Undefined	RF signal output
83	LPF	AO	Undefined	RF signal DC level detection low-pass filter capacitor connection
84	PHLPF	AO	Undefined	Defect detection low-pass filter capacitor connection
85	AIN	AI	Input	A signal input
86	CIN	AI	Input	C signal input
87	BIN	AI	Input	B signal input
88	DIN	AI	Input	D signal input
89	SLCISET	AI	Input	SLCO output current setting resistor connection
90	RFMON	AO	Undefined	IC internal analog signal monitor
91	VREF	AO	AVDD/2	Reference voltage output for RF
92	JITTC	AO	Undefined	Jitter detection capacitor connection
93	EIN	AI	Input	E signal input
94	FIN	AI	Input	F signal input
95	NC	_	_	NC Pin (Open)
96	TE	AO	Undefined	TE signal output
97	TEIN	AI	Input	TE signal input used for TES signal generation
98	LDD	AO	Undefined	Laser power control signal output
99	LDS	AI	Input	Laser power detection signal input
100	AVSS	_	_	Analog system ground. This pin must be connected to the 0V level.

<Notes>

(1) For Unused pins:

- The unused input pins must be connected to the GND(0V) level if there is no individual note in the above table.
- The unused output pins must be left open(No connection) if there is no individual note in the above table.
- The unused input/output pins must be connected to the GND(0V) or power supply pin for I/O block with internal pull down/up resistor OFF or be left open with internal pull down/up resistor ON when input pin mode or must be left open(No connection) when output pin mode if there is no individual note in the above table.


When you connect an I/O pin which is an input pin without internal pull-down/up resistor at reset mode to the GND or power supply level, we recommend you to use pull-down resistor or pull-up resistor individually as fail-safe.

(2) For Power supply pins:

· Same voltage level must be supplied to DVDD, AVDD, XVDD and VVDD1 power supply pins.

(3) For "Reset" condition:

• This IC is not reset only by making the RESB pin "Low". Refer to "4. Power on and Reset control" for detail of "Reset" condition.




Power on and Reset control

Attention when power on

The RESB pin must be set to "Low" level when power is first supplied. At that time, it is necessary to input a stable clock to the XIN pin.

You may input the voltage of VDD or less to each input terminal when the power supply is off.



Parameter	Symbol	Min	Тур	Max	Unit
Reset time(Power on)	tRESW1	20			ms
Reset time(Normal) (*1)	tRESW2	1			ms

^{*1 :} The oscillation must be stable during tRESW2.

When the XIN clock has been stopped by the command etc., the specification of tRESW2 could be larger than the value shown above, because it takes time that the XIN oscillator becomes stable.


Host Interface

The four wires serial interface is available as the data transmission protocol between this LSI and Host controller. It is able to know whether the internal sequencer could receive the command or not by the BUSYB pin.


BUSYB	Command Acceptance situation
Low	All address command access disable
	All address command access disable except A0h to A7h addresses
High	BUSYB becomes Low if the A5h address command is transmitted.
	All address command except A0h to A7h addresses will be ignored.

By setting REG_READY command to High, internal register open mode is available. In this mode, Host controller can access to the all address command (internal sequencer can't control the CDDSP block). When the A5h address command is transmitted, REG_READY command and BUSYB pin is set to Low, and internal register open mode become finish.


• Command Transfer Timing 1 : (Normal mode: BUSYB = "H" \rightarrow "L")



• Command Transfer Timing 2 : (Internal register open mode: BUSYB = "H")




• Command Receive Timing 1 : (Normal mode : BUSYB = "H")



^{*1.} High level must be supplied to the DI pin during Read Access Cycle.





*1. High level must be supplied to the DI pin during Read Access Cycle.

Parameter	Symbol	Pin Names	Min	Тур	Max	Unit
Setup time for READY	Trsu	CE, BUSYB	60			
Setup time for CE	Tesu	CE, CL	400			
Hold time for CE	Tchd	CE, CL	200			
Setup time for DI	Twsu	DI, CL	100			
Hold time for DI	Twhd	DI, CL	100			
High level clock pulse width	Twh	CL	200			ns
Low level clock pulse width	Twl	CL	200			115
Access time for read data	Trac	CL, DO	0		100	
Hold time for read data	Trhd	CL, DO	120			
Turn On Time for DO	Ton	CE, DO	150			
Turn Off Time for DO	Toff	CE, DO	0		300	
Command transfer time	Tce	CE	1			μs
Turn Off Time for READY	Trdyoff	CE, BUSYB	0		200	ns
Turn On Time for READY(*1)	Trdyon	CE, BUSYB	0.175		50000	μs

^{*1.} Never communicate in this period.

CD data output function

Two modes can be available for CD data output.

(1) Normal mode

In this mode, output signals are LRCK, BCK and DATA. CLV or Jitter-Free(VCEC) playback is supported. When CDDA playback, depending on the specification of Audio DAC, FS384 clock output is also available.

(2) Slave mode

In this mode, output signal is DATA, and input signals are LRCK, BCK. The DATA output is synchronized to input clocks (LRCK, BCK).

It is enable to output CD data synchronized to Audio DAC without connecting FS384clock. This mode is only available for CD normal playback, and LRCK frequency must be 44.1 kHz.

1. Normal mode

· Available format

Mode : IIS, MSB First Right-Justified, MSB First Left-Justified

Slot Length : 32 fs, 48 fs Data Length : 16-bit


· Used Pin

LRCKO : CONT00, CONT08
BCKO : CONT01, CONT09
DATAO : CONT02, CONT10

· Note

When CDDA Playback, FS384 can be optionally output from CONT04 or CONT05. The signal input from XIN pin is output as FS384 signal.

· CD Data output timing



Parameter	Symbol	Pin Names	Min	Тур	Max	unit
Bit clock Frequency	fABCKO	BCKO			10.5	MHz
Bit clock "H" level width	tABKOH	BCKO	47.5			ns
Bit clock "L" level width	tABKOL	BCKO	47.5			ns
Setup time for LRCK (based on BCK negedge)	tBLP	BCKO, LRCKO	0		15	ns
Hold time for LRCK (based on BCK negedge)	tBLA	BCKO, LRCKO	0		15	ns
Setup time for DATA output	tBDS	BCKO, DATAO	30			ns
Hold time for DATA output	tBDH	BCKO, DATAO	30			ns

^{*} In case of quadruple speed playback, and setting the output format as 48fs slot length.

2. Slave mode

In this mode, LRCK (Fs = 44.1 kHz) and BCK are input from external device, and output data is synchronized with input clocks. So, it is possible to play CDDA without FS384 or SRC (Sampling Rate Converter).

· Available format

Mode : IIS, MSB First Right-Justified, MSB First Left-Justified


Slot Length : 32 fs, 48 fs, 64 fs

Data Length: 16-bit

· Used Pin

LRCKI : CONT00, CONT08
BCKI : CONT01, CONT09
DATAO : CONT02, CONT10

· Slave mode data timing



Parameter	Symbol	Pin Names	Min	Тур	Max	unit
LRCK frequency	fLRCKI	LRCKI		44.1	48.5	kHz
LRCK "H" level width	tLRIH	LRCKI	10.3	11.34		μs
LRCK "L" level width	tLRIL	LRCKI	10.3	11.34		μs
Bit clock frequency	fABCKI	BCKI		2.1168 *1	3.10	MHz
Bit clock "H" level width	tABKIH	BCKI	160	236.2 *1		ns
Bit clock "L" level width	tABKIL	BCKI	160	236.2 *1		ns
Setup time for LRCK input	tBRIS	LRCKI, BCKI	50			ns
Hold time for LRCK input	tBLIH	LRCKI, BCKI	50			ns
Setup time for DATA output	tDOS	DATAO, BCKI	50			ns
Hold time for DATA output	tDOH	DATAO, BCKI	50			ns

^{*1:} In case of setting the output format as 48 fs slot length.

CD Subcode Data Output function

It is possible to output the subcode data (PW data) according to the terminal setting when CD playback mode. The PW data are output at the rising edge of SBCK signal when the SBCK clock signal is input.


<Note>

The CD-TEXT function and the CD Subcode data output function are exclusive functions. It is impossible to use those two functions simultaneously.


· Used pins

SBSY (Subcode Block Synchronous signal) : CONT00 SFSY (Subcode Frame Synchronous signal) : CONT01 PW (Subcode PW data) : CONT02 SBCK (Subcode data read clock) : CONT03

· Subcode Data Output timing



· Subcode Block Synchronous Signal Output timing



Parameter	Symbol	Pin Names	Min	Тур	Max	unit
Subcode Read Cycle time	tSBFC	SFSY		136 *1		us
Subcode Read Enable time	tSBE	SFSY, SBCK	400			ns
SBCK clock "H" level width	tSBCKH	SBCK	250			ns
SBCK clock "L" level width	tSBCKL	SBCK	250			ns
PW data output Delay time	tSBRDL	SBCK, PW	0		100	ns
SBSY output Cycle time	tSBBC	SBSY		13.3 *2		ms
SBSY "H" level width	tSBBH	SBSY		272 *2		us

<Notes>

^{*1.} When playback the CD at the normal speed (CLV playback). This value changes depending on the playback speed.

^{*2.} When playback the CD at the normal speed (CLV playback).

The SBSY signal becomes high level during the first two subcoding symbols (S0 and S1) are asserted.

CDTEXT data output function

CDTEXT data are decoded and buffered to external SDRAM.

There are two methods to output CDTEXT data from the SDRAM.

(1) Command Communication output mode


Outputs the CDTEXT data using the command communication protocol between this IC and external host controller.

- (2) Hand shake output mode using with hardware interface function
 - A. Inputs data request signal and transfer clock then outputs CDTEXT data
 The CDTEXT data(CTDATO) will be output synchronizing with the CTCKI clock when the CTCKI
 - clock is input after the CDTEXT data request signal is input(CTREQI = "H").
 - B. Inputs data request signal then outputs transfer clock and CDTEXT data

The CTCKO and CTDATO synchronized with CTCKO will be output after the CDTEXT data request signal is input (CTREQI = "H").

In both operation modes (1) and (2), the data transfer unit bit length is 2 Bytes (16 bits).

- * The CDTEXT function and CD subcode data output function are exclusive each other, and then those functions can not be used simultaneously.
- · CDTEXT data output Timing 1 : CTCK input mode



<Supplement>

Both modes below are available.

A. CTCKI = "L" start mode

The CTDATO is output synchronized with the rising edge of the CTCKI clock.

The host controller should latch the CTDATO data at the falling edge of the CTCKI clock.

B. CTCKI = "H" start mode

The CTDATO is output synchronized with the falling edge of the CTCKI clock.

The host controller should latch the CTDATO data at the rising edge of the CTCKI clock.

* The relationship between the signals in above timing chart and the pins is shown below.


CTREQI : CONT00, CONT03, CONT08 CTCKI : CONT01, CONT04, CONT09 CTDATO : CONT02, CONT05, CONT10

Parameter	Symbol	Pin Names	Min	Тур	Max	unit
CTCKI clock Frequency	fSCI	CTCKI			1.25	MHz
CTCKI clock input start time	tCTCKIN	CTREQI, CTCKI	1000			ns
CTCKI clock "H" level width	tCTCKH	CTCKI	400			ns
CTCKI clock "L" level width	tCTCKL	CTCKI	400			ns
CTDATO output Delay time	tCTDODL1	CTCKI, CTDATO			250	ns

Note: The above figure shows the case of mode A that the clock starts low level (CTCKI = "L").

The timings are same when the clock starts high level (CTCKI = "H").

- CDTEXT data output Timing 2 : CTCK output mod



<Supplement>

The CTCKO will be output starting with the high level then the CTDATO will be output synchronized with the falling edge of the CTCKO clock.

The host controller should latch the CTDATO data at the rising edge of the CTCKO clock.

* The relationship between the signals in above timing chart and the pins is shown below.

CTREQI : CONT00, CONT03, CONT08 CTCKO : CONT01, CONT04, CONT09 CTDATO : CONT02, CONT05, CONT10


Parameter	Symbol	Pin Names	Min	Тур	Max	unit
CTCKO clock Frequency	fSCO	СТСКО	1.05		4.2	MHz
CDTEXT data output start time	tCTOAT	CTREQI, CTCKO			(1/fSCO) ×32	ns
CDTEXT data output stop time	tCTOFF	CTREQI, CTCKO			(1/fSCO) ×32	ns
CTCKO clock "H" level width	tCTCOH	СТСКО	400		100	ns
CTCKO clock "L" level width	tCTCOL	СТСКО	400		100	ns
CTDATO output Delay time	tCTDODL2	CTDATO, CTCKO	0		50	ns

Internal Voltage Regulator

at Ta = -40°C to 85°C, DV_{SS} = AV_{SS} = XV_{SS} = VV_{SS}1 = 0 V

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Output Voltage	DVDD15	$V_{DD} = 3.0 \text{ to } 3.6 \text{ V}$	1.35	1.50	1.65	V
Load current	Iope	$V_{DD} = 3.3 \text{ V}$			50	mA

Example circuit for Regulator



- * Same circuit need to be mounted both for two regulator pins. (No.28 and No.61)
- * C1 is the capacitor to avoid oscillation. This capacitor value must be low ESR and greater than 30 μ F in the range of the operating temperature. Because there is a possibility of the oscillation when the capacity value changes by the temperature change etc. (The recommended value is 100 μ F.)


A/D, D/A converter Characteristics for servo

at Ta = -40°C to 85°C, V_{DD} = 3.3 V, DV_{SS} = AV_{SS} = XV_{SS} = VV_{SS}1 = 0 V

Parameter	Symbol	Min	Тур	Max	Unit
Resolution	Res		8		bit
Maximum input/output range	Vaio1		4/5×V _{DD}		V
Minimum input/output range	Vaio2		1/5× V _{DD}		V

Oscillator

Example circuit for Oscillator



XIN/XOUT: 16.9344 MHz

- For System clock of internal micro controller, CD control and Audio control
- · Recommended Oscillators

Murata Manufacturing Co., Ltd.

SMD : CSTCE16M9V53-R0 <Built-in C>

: CSTCW16M9X51008-R0 <Built-in C>

Lead : CSTLS16M9X53-B0 <Built-in C>

<Notes>

- Because the characteristics of oscillator could be changed according to the circuit board, ask evaluation with the individual original circuit board to the oscillator maker.
- · Concerning about internal circuit for XIN/XOUT, refer to the "Analog Pin Internal Equivalent Circuits" section.

The XIN pin can also be supplied from an external clock instead of connecting the oscillator. In this case, XOUT pin must be left open.

SDRAM Interface

(1) Required specification for external SDRAM

Memory size : 16M-bit or 64M-bit

Data width : 16-bit CAS latency : 2 Burst length : Full

(2) Interface pins to external SDRAM

Pin Name	Function at 16M-bit-SDRAM	Function at 64Mbit-SDRAM	Signal name in timing chart (Page21,22)
SDDAT15 to SDDAT00	Data Input/Output (16-bit)	Data Input/Output (16-bit)	DDAT[15:0] DDAT[15:0]
SDADRS10 to SDADRS00	Address Output (11-bit)	Address Output (11-bit)	DADD[10:0] DADD[10:0]
SDADRS11	Not used *1	Address(A11) Output	– DADD[11]
SDADRS12	Not used *2	Address(A12) or Bank0 Output	_ DADD[12]
SDBA	Bank Output	Bank or Bank1 Output	DADD[11] DADD[13]
SDDQM	DQMH/DQML (UDQM/LDQM) Output *3	DQMH/DQML (UDQM/LDQM) Output *3	SDDQM SDDQM
SDCSB	CSB Output	CSB Output	SDCSB SDCSB
SDRASB	RASB Output	RASB Output	SDRASB SDRASB
SDCASB	CASB Output	CASB Output	SDCASB SDCASB
SDWEB	WEB Output	WEB Output	SDWEB SDWEB
SDCKE	Clock Enable Output	Clock Enable Output	SDCKE SDCKE
SDCLK	Clock Output	Clock Output	SDCLK SDCLK

<Notes>


- *1. SDADRS11 in 16M-bit SDRAM using mode can be used as CONT06 pin.
- *2. SDADRS12 in 16M-bit SDRAM using mode can be used as CONT07 pin.
- *3. The SDRAM access data width of this IC is sixteen bits. Therefore, connect the SDDQM of this IC to both the DQMH(UDQM) and DQML(LDQM) pins of SDRAM.
- *4. The all pins used for SDRAM interface are input pin mode and internal pull down resistor on mode in initial condition after reset of this IC. All the resistors will be off when the SDRAM use mode is set to be ON.
- *5. Some signals used in timing chart (P21,22) use different pins according to the using SDRAM. The signal name the actual pin is shown at the most right column in above table.

Upper step : Signal name in 16Mbit-SDRAM using mode


Lower step : Signal name in 64Mbit-SDRAM using mode

(3) SDRAM Access Timing


· SDRAM Read Timing



SDRAM Write Timing



· SDRAM Refresh Timing (Auto Refresh)



symbol	parameter	Min	typ	max	unit
FS1	SDRAM clock(SDCLK) Frequency		16.9344		MHz
TS2	Row(SDRASB) Cycle time	(1/FS1)×5	-	_	ns
TS3	Row(SDRASB) Active time	(1/FS1)×3	-	_	ns
TS4	RASB-CASB Delay time(SDRASB-SDCASB)	(1/FS1)×2	-	_	ns
TS5	Command "L" level width (SDCSB, SDCKE, SDRASB, SDCASB, SDWEB)	40	_	-	ns
TS6	Command Setup time (SDCSB, SDCKE, SDRASB, SDCASB, SDWEB, SDDQMU, SDDQML)	10	-	-	ns
TS7	Command Hold time (SDCSB, SDCKE, SDRASB, SDCASB, SDWEB, SDDQMU, SDDQML)	10	-	ı	ns
TS8	Address(DADD) Setup time	10	ı	-	ns
TS9	Address(DADD) Hold time	10	I	ı	ns
TS10	SDRAM Read Data Setup time (Data read from SDRAM)	20	-	_	ns
TS11	SDRAM Read Data Hold time (Data read from SDRAM)	0	-	-	ns
TS12	SDRAM Write Data Hold time before rising edge of SDCLK (Data write to SDRAM)	10	-	-	ns
TS13	SDRAM Write Data Hold time after rising edge of SDCLK (Data write to SDRAM)	10	_	-	ns
TS14	Row(SDRASB) Pre-charge time	(1/FS1)×3	I	_	ns
TS15	Row(SDRASB) Active time after Refresh	(1/FS1)×5	-	-	ns

- Setup time and Hold time specifications in above table are measured from the rising edge of SDCLK signal.
 All the specifications in above table are applied to Read mode, Write mode and Refresh mode.


Analog Pin Internal Equivalent Circuits

Pin Name (Pin No.)	Equivalent Circuit
EFMIN (81)	AVDD AVSS
RFOUT (82)	AVDD AVDD AVDD AVDD AVSS AVSS
LPF (83)	AVDD AVDD AVDD AVDD AVSS AVSS
PHLPF (84)	AVDD AVSS
AIN (85) CIN (86) BIN (87) DIN (88)	AVDD AVSS
SLCISET (89)	AVDD AVSS
RFMON (90)	AVDD AVDD AVDD AVDD AVDD AVDD AVDD AVDD

Pin Name (Pin No.)	Equivalent Circuit
VREF (91)	AVDD AVDD AVDD AVSS AVSS
JITTC (92)	AVDD AVDD AVSS
EIN (93) FIN (94)	AVDD W AVSS
TE (96)	AVDD AVDD AVDD AVDD AVSS
TEIN (97)	AVDD AVSS
LDD (98)	AVDD AVDD AVDD AVDD AVDD AVDD AVDD AVDD
LDS (99)	AVDD AVSS

Pin Name (Pin No.)	Equivalent Circuit
T III TVAINC (T III TVO.)	AUDD
FDO (2) TDO (3) SLDO (4) SPDO (5)	AVDD AVDD AVDD AVDD AVDD AVDD AVDD AVDD
PDOUT1 (7)	VVDD1 VVDD1 VVDD1 VVSS1 VVSS1
PDOUT0 (8)	VVDD1 VVDD1 VVDD1 VVSS1
PCKIST (9)	VVDD1 VVSS1 VVSS1 VVSS1
XOUT(72) XIN(73)	XVDD XVDD XOUT XVXSS XVSS
SLCO (80)	AVDD AVDD AVDD AVDD AVSS

Sample Application Circuit



^{*} This sample circuit is only for CD servo block and each PLL block.

The value of each component needs to be adjusted under the target conditions.

The circuit for CD servo shown above could be changed depending on the CD mechanism used.

ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LC78616PE-6D02-H	PQFP100 14x20 / QIP100E (Pb-Free / Halogen Free)	250 / Tray Foam

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall endemand in the human body. Should Buyer purchase o