# 74ALVT16501

# 18-bit universal bus transceiver; 3-state Rev. 04 — 8 August 2005

**Product data sheet** 

#### **General description** 1.

The 74ALVT16501 is a high-performance Bipolar Complementary Metal Oxide Semiconductor (BiCMOS) product designed for V<sub>CC</sub> operation at 2.5 V and 3.3 V with I/O compatibility up to 5 V. This device is an 18-bit universal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions.

Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CPAB and CPBA) inputs.

For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A-bus data is latched if CPAB is held at a HIGH or LOW level. If LEAB is LOW, the A-bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CPAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high-impedance state.

Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Data flow for B-to-A is similar to that of A-to-B but uses OEBA, LEBA and CPBA. The output enables are complimentary (OEAB is active HIGH and OEBA is active LOW).

#### **Features**

- 18-bit bidirectional bus interface
- 5 V I/O compatible
- 3-state buffers
- Output capability: +64 mA to -32 mA
- TTL and LVTTL input and output switching levels
- Bus hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion and extraction permitted
- Power-up reset
- Power-up 3-state
- No bus current loading when output is tied to 5 V bus
- Positive-edge triggered clock inputs
- Latch-up protection:
  - JESD78: exceeds 500 mA
- ESD protection:
  - MIL STD 883, method 3015: exceeds 2000 V
  - Machine model: exceeds 400 V





Table 1: Quick reference data

 $GND = 0 \ V; \ T_{amb} = 25 \ ^{\circ}C.$ 


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC} = 2.5$	5 V					
t <sub>PLH</sub>	propagation delay An to Bn or Bn to An	C <sub>L</sub> = 30 pF	-	2.0	-	ns
t <sub>PHL</sub>	propagation delay An to Bn or Bn to An	C <sub>L</sub> = 30 pF	-	2.1	-	ns
Ci	input capacitance of control pins	$V_I = 0 V \text{ or } V_{CC}$	-	4	-	pF
C <sub>io</sub>	input/output capacitance of I/O pins	$V_{I/O} = 0 \text{ V or } V_{CC}$	-	8	-	pF
I <sub>CC</sub>	quiescent supply current	outputs disabled	-	40	-	μΑ
$V_{CC} = 3.3$	3 V					
t <sub>PLH</sub>	propagation delay An to Bn or Bn to An	$C_L = 50 pF$	-	1.8	-	ns
t <sub>PHL</sub>	propagation delay An to Bn or Bn to An	C <sub>L</sub> = 50 pF	-	1.9	-	ns
C <sub>i</sub>	input capacitance of control pins	$V_I = 0 \text{ V or } V_{CC}$	-	4	-	pF
C <sub>io</sub>	input/output capacitance of I/O pins	$V_{I/O} = 0 \text{ V or } V_{CC}$	-	8	-	pF
I <sub>CC</sub>	quiescent supply current	outputs disabled	-	60	-	μΑ


# 4. Ordering information

Table 2: Ordering information

Type number	Package									
	Temperature range	Name	Description	Version						
74ALVT16501DL	–40 °C to +85 °C	SSOP56	plastic shrink small outline package; 56 leads; body width 7.5 mm	SOT371-1						
74ALVT16501DGG	–40 °C to +85 °C	TSSOP56	plastic thin shrink small outline package; 56 leads; body width 6.1 mm	SOT364-1						


# 5. Functional diagram





# 6. Pinning information

# 6.1 Pinning



# 6.2 Pin description

Table 3: Pin description

14610 01	i iii doconpilon	
Symbol	Pin	Description
OEAB	1	A-to-B output enable input
LEAB	2	A-to-B latch enable input
A0	3	data input or output (A side)
GND	4	ground (0 V)
A1	5	data input or output (A side)
A2	6	data input or output (A side)
V <sub>CC</sub>	7	voltage supply
A3	8	data input or output (A side)

74ALVT16501\_4

 Table 3:
 Pin description ...continued

	Till acsoription	
Symbol	Pin	Description
A4	9	data input or output (A side)
A5	10	data input or output (A side)
GND	11	ground (0 V)
A6	12	data input or output (A side)
A7	13	data input or output (A side)
A8	14	data input or output (A side)
A9	15	data input or output (A side)
A10	16	data input or output (A side)
A11	17	data input or output (A side)
GND	18	ground (0 V)
A12	19	data input or output (A side)
A13	20	data input or output (A side)
A14	21	data input or output (A side)
V <sub>CC</sub>	22	voltage supply
A15	23	data input or output (A side)
A16	24	data input or output (A side)
GND	25	ground (0 V)
A17	26	data input or output (A side)
OEBA	27	B-to-A output enable input (active LOW)
LEBA	28	B-to-A latch enable input
GND	29	ground (0 V)
СРВА	30	B-to-A clock input (active rising edge)
B17	31	data input or output (B side)
GND	32	ground (0 V)
B16	33	data input or output (B side)
B15	34	data input or output (B side)
V <sub>CC</sub>	35	voltage supply
B14	36	data input or output (B side)
B13	37	data input or output (B side)
B12	38	data input or output (B side)
GND	39	ground (0 V)
B11	40	data input or output (B side)
B10	41	data input or output (B side)
B9	42	data input or output (B side)
B8	43	data input or output (B side)
B7	44	data input or output (B side)
B6	45	data input or output (B side)
GND	46	ground (0 V)
B5	47	data input or output (B side)
B4	48	data input or output (B side)
В3	49	data input or output (B side)

74ALVT16501\_4



Symbol	Pin	Description
V <sub>CC</sub>	50	voltage supply
B2	51	data input or output (B side)
B1	52	data input or output (B side)
GND	53	ground (0 V)
B0	54	data input or output (B side)
CPAB	55	A-to-B clock input (active rising edge)
GND	56	ground (0 V)

# 7. Functional description

## 7.1 Function table

Table 4: Function table [1]

Operating mode	Control			Input	Internal	Output	
	OEAB	LEAB	СРАВ	An	registers	Bn	
	OEBA	LEBA	СРВА	Bn		An	
Disabled	L	Н	X	X	X	Z	
Disabled, latch data	L	L ↓		h	Н	Z	
				I	L	Z	
Disabled, hold data	L	L	H or L	Χ	NC	Z	
Disabled, clock data	L	L	$\uparrow$	h	Н	Z	
				1	L	Z	
Transparent	Н	Н	Χ	Н	Н	Н	
				L	L	L	
Latch data and display	Н	$\downarrow$	Χ	h	Н	Н	
				1	L	Z H L H	
Clock data and display	Н	L	$\uparrow$	h	Н	Н	
				1	L	Z Z Z Z Z H L	
Hold data and display	Н	LEBA         CPBA         Bn         An           H         X         X         X         Z           I         L         Z         I         L         Z           I         L         Z         I         L         Z           L         ↑         h         H         Z         I           I         L         Z         I         L         L           H         X         H         H         H         H           L         X         h         H         H         H           L         L         L         L         L         L           L         H         H         H         H         H         H           L         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H         H	Н				
				Χ	L	L	

<sup>[1]</sup> H = HIGH voltage level;

h = HIGH voltage level one setup time prior to the enable or clock transition;

I = LOW voltage level one setup time prior to the enable or clock transition;

NC = no change;

X = don't care;

Z = high-impedance OFF-state;

 $\downarrow$  = HIGH-to-LOW enable or clock transition;

↑ = LOW-to-HIGH enable or clock transition.

L = LOW voltage level;



# 8. Limiting values

Table 5: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
$V_{CC}$	supply voltage			-0.5	+4.6	V
VI	input voltage		[1]	-0.5	+7.0	V
Vo	output voltage	output in OFF-state or HIGH-state	[1]	-0.5	+7.0	V
I <sub>IK</sub>	input diode current	V <sub>I</sub> < 0 V		-	-50	mA
I <sub>OK</sub>	output diode current	V <sub>O</sub> < 0 V		-	-50	mA
Io	output current	output in LOW-state		-	128	mA
		output in HIGH-state		-	-64	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
T <sub>j</sub>	junction temperature		[2]	-	150	°C

<sup>[1]</sup> The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

# 9. Recommended operating conditions

Table 6: Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC} = 2.5$	$5~V\pm0.2~V$					
$V_{CC}$	supply voltage		2.3	-	2.7	V
$V_{I}$	input voltage		0	-	5.5	V
$V_{IH}$	HIGH-level input voltage		1.7	-	-	V
$V_{IL}$	LOW-level input voltage		-	-	0.7	V
I <sub>OH</sub>	HIGH-level output current		-	-	-8	mA
$I_{OL}$	LOW-level output current	none	-	-	8	mA
		current duty cycle $\leq$ 50 %; $f \geq$ 1 kHz	-	-	24	mA
Δt/ΔV	input transition rise or fall rate	outputs enabled	-	-	10	ns/V
T <sub>amb</sub>	ambient temperature	free air	-40	-	+85	°C
$V_{CC} = 3.3$	$3~V\pm0.3~V$					
$V_{CC}$	supply voltage		3.0	-	3.6	V
$V_{I}$	input voltage		0	-	5.5	V
$V_{IH}$	HIGH-level input voltage		2.0	-	-	V
$V_{IL}$	LOW-level input voltage		-	-	0.8	V
I <sub>OH</sub>	HIGH-level output current		-	-	-32	mA

<sup>[2]</sup> The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

 Table 6:
 Recommended operating conditions ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>OL</sub>	LOW-level output current	none	-	-	32	mΑ
		current duty cycle $\leq$ 50 %; $f \geq$ 1 kHz	-	-	64	mA
$\Delta t/\Delta V$	input transition rise or fall rate	outputs enabled	-	-	10	ns/V
T <sub>amb</sub>	ambient temperature	free air	-40	-	+85	°C

# 10. Static characteristics

#### **Table 7: Static characteristics**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  $T_{amb} = -40\,^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$ .

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>CC</sub> = 2.	5 V ± 0.2 V [1]						
V <sub>IK</sub>	input diode voltage	$V_{CC} = 2.3 \text{ V; } I_{IK} = -18 \text{ mA}$		-	-0.85	-1.2	V
V <sub>OH</sub>	HIGH-level output voltage	$V_{CC}$ = 2.3 V to 3.6 V; $I_{OH}$ = $-100~\mu A$		V <sub>CC</sub> – 0.2		-	V
		$V_{CC} = 2.3 \text{ V; } I_{OH} = -8 \text{ mA}$		1.8		-	V
$V_{OL}$	LOW-level output voltage	$V_{CC} = 2.3 \text{ V}; I_{OL} = 100 \mu\text{A}$		-	0.07	0.2	V
		$V_{CC} = 2.3 \text{ V}; I_{OL} = 24 \text{ mA}$		-	0.3	0.5	V
		$V_{CC} = 2.3 \text{ V}; I_{OL} = 8 \text{ mA}$		-	-	0.4	V
$V_{RST}$	power-up LOW-state output voltage	$V_{CC}$ = 2.7 V; $I_O$ = 1 mA; $V_I$ = $V_{CC}$ or GND	[2]	-	-	0.55	V
ILI	input leakage current						
	control pins	$V_{CC} = 2.7 \text{ V}; V_I = V_{CC} \text{ or GND}$		-	0.1	±1	μΑ
		V <sub>CC</sub> = 0 V or 2.7 V; V <sub>I</sub> = 5.5 V			0.1	10	μΑ
	I/O data pins	$V_{CC} = 2.7 \text{ V}; V_I = V_{CC}$	[3]	-	0.1	1	μΑ
		V <sub>CC</sub> = 2.7 V; V <sub>I</sub> = 0 V	[3]	-	+0.1	-5	μΑ
I <sub>OFF</sub>	power-down leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 0 \text{ V to } 4.5 \text{ V}$		-	0.1	±100	μΑ
I <sub>HOLD</sub>	bus hold current data inputs	$V_{CC} = 2.3 \text{ V}; V_I = 0.7 \text{ V}$	[4]	-	90	-	μΑ
		V <sub>CC</sub> = 2.3 V; V <sub>I</sub> = 1.7 V	<u>[4]</u>	-	-75	-	μΑ
I <sub>EX</sub>	external current into output	output in HIGH-state when $V_O > V_{CC}$ ; $V_O = 5.5 \text{ V}$ ; $V_{CC} = 2.3 \text{ V}$		-	5	125	μΑ
I <sub>PU</sub> , I <sub>PD</sub>	power-up/down 3-state output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}; \text{ OEAB or } \overline{\text{OEBA}}$ don't care	<u>[5]</u>	-	4	100	μΑ
I <sub>CC</sub>	quiescent supply current	$V_{CC}$ = 2.7 V; $V_I$ = GND or $V_{CC}$ ; $I_O$ = 0 A					
		outputs HIGH-state		-	0.04	0.1	mA
		outputs LOW-state		-	2.5	4.5	mΑ
		outputs disabled	[6]	-	0.04	0.1	mΑ
$\Delta I_{CC}$	additional quiescent supply current per input pin	$V_{CC}$ = 2.3 V to 2.7 V; one input at $V_{CC}$ – 0.6 V, other inputs at $V_{CC}$ or GND	[7]	-	0.01	0.4	mA
		$V_I = 0 \text{ V or } V_{CC}$					pF

10 of 20

18-bit universal bus transceiver; 3-state

Static characteristics ... continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  $T_{amb} = -40 \,^{\circ}C$  to +85  $^{\circ}C$ .

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
C <sub>io</sub>	input/output capacitance of I/O pins	$V_{I/O} = 0 \text{ V or } V_{CC}$		-	8	-	pF
$V_{CC} = 3.3$	3 V ± 0.3 V [8]						
V <sub>IK</sub>	input diode voltage	$V_{CC} = 3.0 \text{ V}; I_{IK} = -18 \text{ mA}$		-	-0.85	-1.2	V
V <sub>OH</sub>	HIGH-level output voltage	$V_{CC}$ = 3.0 V to 3.6 V; $I_{OH}$ = $-100~\mu\text{A}$		V <sub>CC</sub> – 0.2	V <sub>CC</sub>	-	V
		$V_{CC} = 3.0 \text{ V; } I_{OH} = -32 \text{ mA}$		2.0	2.3	-	V
$V_{OL}$	LOW-level output voltage	$V_{CC} = 3.0 \text{ V}; I_{OL} = 100 \mu\text{A}$		-	0.07	0.2	V
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 16 mA		-	0.25	0.4	V
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 32 mA		-	0.3	0.5	V
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 64 mA		-	0.4	0.55	V
V <sub>RST</sub>	power-up LOW-state output voltage	$V_{CC}$ = 3.6 V; $I_{O}$ = 1 mA; $V_{I}$ = $V_{CC}$ or GND	[2]	-	-	0.55	V
ILI	input leakage current						
	control pins	$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND}$		-	0.1	±1	μΑ
		$V_{CC} = 0 \text{ V or } 3.6 \text{ V}; V_I = 5.5 \text{ V}$		-	0.1	10	μΑ
	I/O data pins	$V_{CC} = 3.6 \text{ V}; V_I = 5.5 \text{ V}$	[3]	-	0.1	20	μΑ
		$V_{CC} = 3.6 \text{ V}; V_I = V_{CC}$	[3]	-	0.5	10	μΑ
		$V_{CC} = 3.6 \text{ V}; V_I = 0 \text{ V}$	[3]	-	+0.1	-5	μΑ
I <sub>OFF</sub>	power-down leakage current	$V_{CC} = 0 \text{ V}$ ; $V_I \text{ or } V_O = 0 \text{ V to } 4.5 \text{ V}$		-	0.1	±100	μΑ
I <sub>HOLD</sub>	bus hold current data inputs	$V_{CC} = 3 \text{ V}; V_{I} = 0.8 \text{ V}$	[9]	75	130	-	μΑ
		$V_{CC} = 3 \text{ V}; V_I = 2.0 \text{ V}$	[9]	-75	-140	-	μΑ
		$V_{CC} = 0 V \text{ to } 3.6 V; V_{I} = 3.6 V$	[9]	±500	-	-	μΑ
I <sub>EX</sub>	external current into output	output in HIGH-state when $V_O > V_{CC}$ ; $V_O = 5.5 \text{ V}$ ; $V_{CC} = 3.0 \text{ V}$		-	10	125	μΑ
I <sub>PU</sub> , I <sub>PD</sub>	power-up/down 3-state output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}; \text{ OEAB or } \overline{\text{OEBA}}$ don't care	[10]	-	1.0	±100	μА
I <sub>CC</sub>	quiescent supply current	$V_{CC}$ = 3.6 V; $V_{I}$ = GND or $V_{CC}$ ; $I_{O}$ = 0 A					
		outputs HIGH-state		-	0.06	0.1	mA
		outputs LOW-state		-	3.5	5	mA
		outputs disabled	<u>[6]</u>		0.06	0.1	mA
Δl <sub>CC</sub>	additional quiescent supply current per input pin	$V_{CC}$ = 3 V to 3.6 V; one input at $V_{CC}$ – 0.6 V, other inputs at $V_{CC}$ or GND	[7]	-	0.04	0.4	mA
Ci	input capacitance of control pins	$V_I = 0 \text{ V or } V_{CC}$		-	4	-	pF
C <sub>io</sub>	input/output capacitance of I/O pins	$V_{I/O} = 0 \text{ V or } V_{CC}$		-	8	-	pF

<sup>[1]</sup> All typical values are at  $V_{CC}$  = 2.5 V and  $T_{amb}$  = 25 °C.

**Product data sheet** 

74ALVT16501\_4 © Koninklijke Philips Electronics N.V. 2005. All rights reserved. Rev. 04 — 8 August 2005

<sup>[2]</sup> For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

<sup>[3]</sup> Unused pins at  $V_{CC}$  or GND.

Not guaranteed.

This parameter is valid for any  $V_{CC}$  between 0 V and 1.2 V with a transition time of up to 10 ms. From  $V_{CC}$  = 1.2 V to  $V_{CC}$  = 2.5 V  $\pm$  0.2 V a transition time of 100  $\mu s$  is permitted. This parameter is valid for  $T_{amb}$  = 25  $^{\circ}C$  only.

- [6]  $I_{CC}$  is measured with outputs pulled up to  $V_{CC}$  or pulled down to ground.
- [7] This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND.
- [8] All typical values are at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C.
- [9] This is the bus hold overdrive current required to force the input to the opposite logic state.
- [10] This parameter is valid for any  $V_{CC}$  between 0 V and 1.2 V with a transition time of up to 10 ms. From  $V_{CC}$  = 1.2 V to  $V_{CC}$  = 3.3 V  $\pm$  0.3 V a transition time of 100  $\mu$ s is permitted. This parameter is valid for  $T_{amb}$  = 25 °C only.

# 11. Dynamic characteristics

Table 8: Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 11</u>.  $T_{amb} = -40 \,^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Uni
$V_{CC} = 2.5$	5 V ± 0.2 V [1]; C <sub>L</sub> = 30 pF					
t <sub>PLH</sub>	propagation delay					
	An to Bn or Bn to An	see Figure 5	1.0	2.0	3.0	ns
	LEAB to Bn or LEBA to An	see Figure 6	1.5	2.4	4.0	ns
	CPAB to Bn or CPBA to An	see Figure 7	2.2	3.6	5.4	ns
t <sub>PHL</sub>	propagation delay					
	An to Bn or Bn to An	see Figure 5	1.4	2.1	3.5	ns
	LEAB to Bn or LEBA to An	see Figure 6	1.5	2.3	4.0	ns
	CPAB to Bn or CPBA to An	see Figure 7	1.9	3.2	5.4	ns
t <sub>PZH</sub>	output enable time to HIGH-level	see Figure 9	2.3	3.9	5.0	ns
t <sub>PZL</sub>	output enable time to LOW-level	see Figure 10	1.9	3.3	4.4	ns
t <sub>PHZ</sub>	output disable time from HIGH-level	see Figure 9	2.2	3.4	4.4	ns
t <sub>PLZ</sub>	output disable time from LOW-level	see Figure 10	1.6	2.8	3.4	ns
t <sub>h(H)</sub>	hold time HIGH					
	An to CPAB or Bn to CPBA	see Figure 8	0	-1.2	-	ns
	An to LEAB or Bn to LEAB	see Figure 8	+1.0	-0.5	-	ns
t <sub>h(L)</sub>	hold time LOW					
	An to CPAB or Bn to CPBA	see Figure 8	+1.0	-0.4	-	ns
	An to LEAB or Bn to LEAB	see Figure 8	2.0	1.0	-	ns
t <sub>su(H)</sub>	set-up time HIGH					
	An to CPAB or Bn to CPBA	see Figure 8	1.9	0.4	-	ns
	An to LEAB or Bn to LEBA	see Figure 8	0	-1.0	-	ns
t <sub>su(L)</sub>	set-up time LOW					
	An to CPAB or Bn to CPBA	see Figure 8	2.5	1.2	-	ns
	An to LEAB or Bn to LEBA	see Figure 8	+1.0	-0.5	-	ns
t <sub>WH</sub>	pulse width HIGH					
	CPAB or CPBA	see Figure 7	3.0	-	-	ns
	LEAB or LEBA	see Figure 6	1.5	-	-	ns
$t_{WL}$	pulse width LOW					
	CPAB or CPBA	see Figure 7	3.0	-	-	ns
f <sub>max</sub>	maximum clock frequency	see Figure 7	150	-	-	МН

74ALVT16501\_4



Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 11</u>.


 $T_{amb} = -40 \,^{\circ}C$  to +85  $^{\circ}C$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit							
V <sub>CC</sub> = 3.3	3 V ± 0.3 V <sup>[2]</sup> ; C <sub>L</sub> = 50 pF												
t <sub>PLH</sub>	propagation delay												
	An to Bn or Bn to An	see <u>Figure 5</u>	1.2	1.8	2.9	ns							
	LEAB to Bn or LEBA to An	see Figure 6	1.5	2.4	3.5	ns							
	CPAB to Bn or CPBA to An	see Figure 7	2.1	3.0	4.3	ns							
t <sub>PHL</sub>	propagation delay												
	An to Bn or Bn to An	see <u>Figure 5</u>	1.1	1.9	2.8	ns							
	LEAB to Bn or LEBA to An	see <u>Figure 6</u>	1.4	2.1	3.6	ns							
	CPAB to Bn or CPBA to An	see Figure 7	1.7	2.6	4.1	ns							
t <sub>PZH</sub>	output enable time to HIGH-level	see Figure 9	2.2	3.3	4.5	ns							
t <sub>PZL</sub>	output enable time to LOW-level	see Figure 10	1.6	2.5	3.6	ns							
t <sub>PHZ</sub>	output disable time from HIGH-level	see <u>Figure 9</u>	2.7	3.6	4.9	ns							
t <sub>PLZ</sub>	output disable time from LOW-level	see Figure 10	2.1	3.0	4.0	ns							
t <sub>h(H)</sub>	hold time HIGH												
	An to CPAB or Bn to CPBA	see <u>Figure 8</u>	+1.0	-0.6	-	ns							
	An to LEAB or Bn to LEAB	see <u>Figure 8</u>	1.0	0.1	-	ns							
t <sub>h(L)</sub>	hold time LOW												
	An to CPAB or Bn to CPBA	see <u>Figure 8</u>	+1.0	-0.3	-	ns							
	An to LEAB or Bn to LEAB	see Figure 8	1.5	0.6	-	ns							
t <sub>su(H)</sub>	set-up time HIGH												
	An to CPAB or Bn to CPBA	see <u>Figure 8</u>	2.0	0.5	-	ns							
	An to LEAB or Bn to LEBA	see Figure 8	+1.0	-0.6	-	ns							
t <sub>su(L)</sub>	set-up time LOW												
	An to CPAB or Bn to CPBA	see Figure 8	2.0	0.7	-	ns							
	An to LEAB or Bn to LEBA	see Figure 8	+1.0	-0.1	-	ns							
t <sub>WH</sub>	pulse width HIGH												
	CPAB or CPBA	see Figure 7	2.0	-	-	ns							
	LEAB or LEBA	see Figure 6	1.5	-	-	ns							
t <sub>WL</sub>	pulse width LOW												
	CPAB or CPBA	see Figure 7	2.0	-	-	ns							
f <sub>max</sub>	maximum clock frequency	see Figure 7	150	-	-	MH:							

<sup>[1]</sup> All typical values are measured at  $V_{CC}$  = 2.5 V and  $T_{amb}$  = 25 °C.

<sup>[2]</sup> All typical values are measured at V<sub>CC</sub> = 3.3 V and T<sub>amb</sub> = 25 °C.

## 12. Waveforms








Fig 6. Propagation delay latch enable (LEAB, LEBA) to output (An, Bn) and latch enable (LEAB, LEBA) pulse width



74ALVT16501 4







Fig 9. 3-state output enable time to HIGH-level and output disable time from HIGH-level




74ALVT16501 4

Downloaded from Arrow.com.


Table 9: Measurement points

Supply voltage	Input	Output			
	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>	
≥ 3.0 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.30 V	V <sub>OH</sub> – 0.30 V	
≤ 2.7 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> – 0.15 V	



Measurement points are given in Table 9.

a. Input pulse definition



Test data is given in Table 10.

Definitions test circuit:

R<sub>L</sub> = Load resistor.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

V<sub>EXT</sub> = Test voltage for switching times.

b. Test circuit

Fig 11. Load circuitry for switching times

Table 10: Test data

Input	Load		V <sub>EXT</sub>					
$V_{I}$	fi	t <sub>W</sub>	t <sub>r</sub> , t <sub>f</sub>	CL	R <sub>L</sub>	t <sub>PLZ</sub> , t <sub>PZL</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PHZ</sub> , t <sub>PZH</sub>
3.0 V or V <sub>CC</sub> whichever is less	≤ 10 MHz	500 ns	≤ 2.5 ns	30 pF or 50 pF	500 Ω	6 V or 2 × V <sub>CC</sub>	open	GND

74ALVT16501\_4


Downloaded from Arrow.com.

# 13. Package outline

#### SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1

16 of 20



Note

**Product data sheet** 

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT371-1		MO-118				<del>99-12-27</del> 03-02-18	

Fig 12. Package outline SOT371-1 (SSOP56)

74ALVT16501\_4

# TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1 mm

#### SOT364-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	C	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	ø	v	w	у	Z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.5 0.1	8° 0°

**Product data sheet** 

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT364-1		MO-153				<del>-99-12-27-</del> 03-02-19	

Rev. 04 — 8 August 2005

Fig 13. Package outline SOT364-1 (TSSOP56)

74ALVT16501\_4



# 14. Revision history

## Table 11: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes			
74ALVT16501_4	20050808	Product data sheet	-	-	74ALVT16501_3			
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new presentation and information standard of Philips Semiconductors.</li> <li>Section 2 "Features": modified 'JEDEC Std. 17' into 'JESD78'.</li> </ul>							
		ynamic characteristics": le and output disable tim	•	values of propagati	on delay, output			
74ALVT16501_3	19980213	Product specification	-	9397 750 03567	74ALVT16501_2			
74ALVT16501_2	-	-	-	-	74ALVT16501_1			
74ALVT16501_1	-	-	-	-	-			



Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### 16. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### 17. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### 18. Trademarks

**Notice** — All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 19. Contact information

For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

74ALVT16501\_4

# **Philips Semiconductors**

74ALVT16501

18-bit universal bus transceiver; 3-state

## 20. Contents

General description
Features
Quick reference data 2
Ordering information
Functional diagram 3
Pinning information 5
Pinning
Pin description 5
Functional description 7
Function table
Limiting values 8
Recommended operating conditions 8
Static characteristics 9
Dynamic characteristics
Waveforms
Package outline
Revision history
Data sheet status
<b>Definitions</b>
Disclaimers 19
Trademarks
Contact information



## © Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 8 August 2005 Document number: 74ALVT16501\_4

**Published in The Netherlands**