

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <a href="http://www.nxp.com">http://www.nxp.com</a>, <a href="http://www.semiconductors.philips.com/">http://www.nxp.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved


Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia



# PMN40LN

TrenchMOS™ logic level FET Rev. 01 — 13 November 2002

**Product data** 

### **Description**

N-channel logic level field-effect power transistor in a plastic package using TrenchMOS™ technology.

Product availability:

PMN40LN in SOT457 (TSOP6).

#### 2. **Features**

- TrenchMOS<sup>™</sup> technology
- Logic level compatible
- Surface mount package.

#### **Applications** 3.

- Battery management
- High speed switch
- Low power DC to DC converter.

### **Pinning information**

Table 1: Pinning - SOT457 (TSOP6), simplified outline and symbol

Pin	Description	Simplified outline	Symbol
1,2,5,6	drain (d)	П. П. П.	d
3	gate (g)	6 5 4	, in the second
4	source (s)	Top view MBK092  SOT457 (TSOP6)	g





### 5. Quick reference data

Table 2: Quick reference data


Symbol	Parameter	Conditions	Тур	Max	Unit
$V_{DS}$	drain-source voltage (DC)	25 °C ≤ T <sub>j</sub> ≤ 150 °C	-	30	V
I <sub>D</sub>	drain current (DC)	$T_{sp} = 25 ^{\circ}\text{C};  V_{GS} = 10 ^{\circ}\text{V}$	-	5.4	Α
P <sub>tot</sub>	total power dissipation	$T_{sp} = 25  ^{\circ}C$	-	1.75	W
T <sub>j</sub>	junction temperature		-	150	°C
$R_{DSon}$	drain-source on-state resistance	$V_{GS}$ = 10 V; $I_D$ = 2.5 A; $T_j$ = 25 °C	32	38	$m\Omega$
		$V_{GS} = 4.5 \text{ V}; I_D = 2 \text{ A}; T_j = 25 ^{\circ}\text{C}$	40	45	$m\Omega$

## 6. Limiting values

### **Table 3: Limiting values**


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit		
$V_{DS}$	drain-source voltage (DC)	25 °C ≤ T <sub>j</sub> ≤ 150 °C	-	30	V		
$V_{DGR}$	drain-gate voltage (DC)	$25  ^{\circ}\text{C} \le \text{T}_{j} \le 150  ^{\circ}\text{C};  \text{R}_{\text{GS}} = 20  \text{k}\Omega$	-	30	V		
$V_{GS}$	gate-source voltage (DC)		-	±15	V		
$I_D$	drain current (DC)	$T_{sp}$ = 25 °C; $V_{GS}$ = 10 V; Figure 2 and 3	-	5.4	Α		
		$T_{sp} = 70 ^{\circ}\text{C};  V_{GS} = 10  \text{V};  \text{Figure 2}$	-	4	Α		
$I_{DM}$	peak drain current	$T_{sp}$ = 25 °C; pulsed; $t_p \le 10 \mu s$ ; Figure 3	-	21.6	Α		
$P_{tot}$	total power dissipation	T <sub>sp</sub> = 25 °C; Figure 1	-	1.75	W		
T <sub>stg</sub>	storage temperature		<b>-55</b>	+150	°C		
Tj	junction temperature		<b>-55</b>	+150	°C		
Source-drain diode							
Is	source (diode forward) current (DC)	T <sub>sp</sub> = 25 °C	-	1.45	Α		
$I_{SM}$	peak source (diode forward) current	$T_{sp}$ = 25 °C; pulsed; $t_p \le 10 \ \mu s$	-	5.8	Α		




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Fig 1. Normalized total power dissipation as a function of solder point temperature.



$$I_{der} = \frac{I_D}{I_{D(25^{\circ}C)}} \times 100\%$$

Fig 2. Normalized continuous drain current as a function of solder point temperature.



 $T_{sp}$  = 25 °C;  $V_{GS}$  = 10 V;  $I_{DM}$  is single pulse.

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.



### 7. Thermal characteristics

#### **Table 4: Thermal characteristics**

<b>Symbol</b>	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>th(j-sp)</sub>	thermal resistance from junction to solder point	mounted on a metal clad board; Figure 4	-	-	70	K/W

### 7.1 Transient thermal impedance




Fig 4. Transient thermal impedance from junction to solder point as a function of pulse duration.

### 8. Characteristics

**Table 5: Characteristics** 

 $T_i = 25 \,^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	naracteristics					
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}$				
		T <sub>j</sub> = 25 °C	30	-	-	V
		$T_j = -55  ^{\circ}\text{C}$	27	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$ ; Figure 9				
		T <sub>j</sub> = 25 °C	1	1.5	2	V
		T <sub>j</sub> = 150 °C	0.6	-	-	V
		$T_j = -55 ^{\circ}\text{C}$	-	-	2.2	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 24 \text{ V}; V_{GS} = 0 \text{ V}$				
		T <sub>j</sub> = 25 °C	-	0.05	1	μΑ
		T <sub>j</sub> = 150 °C	-	-	500	μΑ
I <sub>GSS</sub>	gate-source leakage current	$V_{GS} = \pm 15 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nA
$R_{DSon}$	drain-source on-state resistance	$V_{GS} = 4.5 \text{ V}$ ; $I_D = 2 \text{ A}$ ; Figure 7 and 8				
		T <sub>j</sub> = 25 °C	-	40	45	$m\Omega$
		T <sub>j</sub> = 150 °C	-	64	72	$m\Omega$
		V <sub>GS</sub> = 10 V; I <sub>D</sub> = 2.5 A; Figure 7				
		T <sub>j</sub> = 25 °C	-	32	38	$m\Omega$
Dynamic	characteristics					
Q <sub>g(tot)</sub>	total gate charge	$I_D = 5 \text{ A}$ ; $V_{DD} = 15 \text{ V}$ ; $V_{GS} = 10 \text{ V}$ ; Figure 13	-	13.8	-	nC
$Q_{gs}$	gate-source charge		-	1.8	-	nC
$Q_{gd}$	gate-drain (Miller) charge		-	2.4	-	nC
C <sub>iss</sub>	input capacitance	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 25 V; f = 1 MHz; Figure 11	-	555	-	pF
C <sub>oss</sub>	output capacitance		-	105	-	рF
C <sub>rss</sub>	reverse transfer capacitance		-	70	-	рF
t <sub>d(on)</sub>	turn-on delay time	$V_{DD} = 15 \text{ V}; R_L = 12 \Omega;$	-	5	-	ns
t <sub>r</sub>	rise time	$V_{GS} = 10 \text{ V}; R_G = 6 \Omega$	-	7	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	19	-	ns
t <sub>f</sub>	fall time		-	8	-	ns
Source-	drain diode					
$V_{SD}$	source-drain (diode forward) voltage	I <sub>S</sub> = 1.7 A; V <sub>GS</sub> = 0 V; Figure 12	-	0.8	1.2	V






Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values.




 $T_j = 25$  °C and 150 °C;  $V_{DS} > I_D \times R_{DSon}$ 

Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values.




 $I_j = 25$ 

Fig 7. Drain-source on-state resistance as a function of drain current; typical values.




 $a = \frac{R_{DSon}}{R_{DSon(25^{\circ}C)}}$ 

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature.




 $I_D = 1 \text{ mA}; V_{DS} = V_{GS}$ 

Fig 9. Gate-source threshold voltage as a function of junction temperature.



 $T_j = 25 \,^{\circ}C; \, V_{DS} = 5 \,^{\circ}V$ 


Fig 10. Sub-threshold drain current as a function of gate-source voltage.



 $V_{GS} = 0 V$ ; f = 1 MHz


Fig 11. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.

7 of 12



 $T_i$  = 25 °C and 150 °C;  $V_{GS}$  = 0 V

Fig 12. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values.



 $I_D = 5 A; V_{DD} = 15 V$ 

Fig 13. Gate-source voltage as a function of gate charge; typical values.

Downloaded from Arrow.com.

### 9. Package outline

### Plastic surface mounted package; 6 leads

SOT457




Fig 14. SOT457 (TSOP6).

9397 750 10192

Downloaded from Arrow.com.

© Koninklijke Philips Electronics N.V. 2002. All rights reserved.



## 10. Revision history

#### Table 6: Revision history

Rev	Date	CPCN	Description
01	20021113	-	Product data.

### 11. Trademarks

**TrenchMOS** — is a trademark of Koninklijke Philips Electronics N.V.

Downloaded from Arrow.com.

#### 12. Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2][3]</sup>	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- Please consult the most recently issued data sheet before initiating or completing a design.
- The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### 13. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### 14. Disclaimers

Life support - These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes - Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### **Contact information**

For additional information, please visit http://www.semiconductors.philips.com. For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

9397 750 10192

Rev. 01 — 13 November 2002

Fax: +31 40 27 24825

11 of 12

**Product data** 

### **Philips Semiconductors**

PMN40LN

### TrenchMOS™ logic level FET

### **Contents**

1	Description
2	Features
3	Applications
4	Pinning information
5	Quick reference data
6	Limiting values
7	Thermal characteristics
7.1	Transient thermal impedance
8	Characteristics
9	Package outline
10	Revision history
11	<b>Trademarks</b>
12	Data sheet status 1
13	Definitions
14	Disclaimers 11

# © Koninklijke Philips Electronics N.V. 2002. Printed in The Netherlands

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 13 November 2002 Document order number: 9397 750 10192

