# ne<mark>x</mark>peria

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

TrenchMOS<sup>™</sup> logic level FET Rev. 01 — 14 June 2002

**Product data** 

#### 1. **Product profile**


#### **1.1 Description**

N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS<sup>™</sup> technology.

Product availability:


PHP63NQ03LT in SOT78 (TO-220AB) PHB63NQ03LT in SOT404 (D<sup>2</sup>-PAK) PHD63NQ03LT in SOT428 (D-PAK).

#### 1.2 Features



#### **Pinning information** 2.

#### Pinning - SOT78, SOT404, SOT428 simplified outline and symbol Table 1:



[1] It is not possible to make connection to pin 2 of the SOT404 or SOT428 packages.



TrenchMOS<sup>™</sup> logic level FET

## 3. Limiting values


#### Table 2: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DS</sub>	drain-source voltage (DC)	25 °C ≤ T <sub>j</sub> ≤ 175 °C	-	30	V
V <sub>DGR</sub>	drain-gate voltage (DC)	25 °C $\leq$ T_j $\leq$ 175 °C; R_{GS} = 20 k $\Omega$	-	30	V
V <sub>GS</sub>	gate-source voltage (DC)		-	±20	V
V <sub>GSM</sub>	peak gate-source voltage	$t_p \leq 50~\mu s;$ pulsed; duty cycle = 25 %	-	±25	V
I <sub>D</sub>	drain current (DC)	$T_{mb}$ = 25 °C; $V_{GS}$ = 10 V; Figure 2 and 3	-	68.9	А
		$T_{mb}$ = 100 °C; $V_{GS}$ = 10 V; Figure 2	-	48.7	А
I <sub>DM</sub>	peak drain current	$T_{mb}$ = 25 °C; pulsed; $t_p \leq$ 10 $\mu s;$ Figure 3	-	240	А
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; Figure 1	-	111	W
T <sub>stg</sub>	storage temperature		-55	+175	°C
Tj	junction temperature		-55	+175	°C
Source-o	drain diode				
I <sub>S</sub>	source (diode forward) current (DC)	T <sub>mb</sub> = 25 °C	-	68.9	А
I <sub>SM</sub>	peak source (diode forward) current	$T_{mb}$ = 25 °C; pulsed; $t_p \le 10 \ \mu s$	-	48.7	А

# PHP/PHB/PHD63NQ03LT

TrenchMOS<sup>™</sup> logic level FET




9397 750 09822

TrenchMOS<sup>™</sup> logic level FET

### 4. Thermal characteristics

Table 3:	Thermal characteristics							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
R <sub>th(j-mb)</sub>	thermal resistance from junction to mounting base	Figure 4	-	-	1.35	K/W		
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient							
	SOT78	vertical in still air	-	60	-	K/W		
	SOT428	SOT428 minimum footprint; mounted on a PCB	-	75	-	K/W		
	SOT404 and SOT428	SOT404 minimum footprint; mounted on a PCB	-	50	-	K/W		

### 4.1 Transient thermal impedance




TrenchMOS<sup>™</sup> logic level FET

### 5. Characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	aracteristics					
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 250 \ \mu\text{A}; \ V_{GS} = 0 \ V$				
		T <sub>j</sub> = 25 °C	30	-	-	V
		$T_j = -55 \ ^{\circ}C$	27	-	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; \text{ Figure 9}$				V
		T <sub>j</sub> = 25 °C	1	1.9	2.5	V
		T <sub>j</sub> = 175 °C	0.6	-	-	V
		$T_j = -55 \ ^{\circ}C$	-	-	2.9	V
I <sub>DSS</sub>	drain-source leakage current	$V_{DS} = 30 \text{ V}; \text{ V}_{GS} = 0 \text{ V}$				
		T <sub>j</sub> = 25 °C	-	0.05	1	μΑ
		T <sub>j</sub> = 175 °C	-	-	500	μΑ
I <sub>GSS</sub>	gate-source leakage current	$V_{GS} = \pm 20 \text{ V}; \text{ V}_{DS} = 0 \text{ V}$	-	10	100	nA
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS}$ = 5 V; $I_D$ = 25 A; Figure 7 and 8				
		T <sub>j</sub> = 25 °C	-	15	17.7	mΩ
		T <sub>j</sub> = 175 °C	-	24	28.3	mΩ
		$V_{GS}$ = 10 V; I <sub>D</sub> = 25 A; Figure 7 and 8	-	11	13	mΩ
Dynamic	characteristics					
Q <sub>g(tot)</sub>	total gate charge	$I_D = 50 \text{ A}; V_{DD} = 15 \text{ V}; V_{GS} = 5 \text{ V}; \text{ Figure 13}$		9.6	-	nC
Q <sub>gs</sub>	gate-source charge			4	-	nC
Q <sub>gd</sub>	gate-drain (Miller) charge			3.2	-	nC
C <sub>iss</sub>	input capacitance	$V_{GS} = 0 V; V_{DS} = 25 V; f = 1 MHz; Figure 11$		920	-	pF
C <sub>oss</sub>	output capacitance			275	-	pF
C <sub>rss</sub>	reverse transfer capacitance		-	110	-	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DD}$ = 15 V; I <sub>D</sub> = 25 A; $V_{GS}$ = 4.5 V; R <sub>G</sub> = 5.6 $\Omega$		12	-	ns
t <sub>r</sub>	rise time			140	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	10.5	-	ns
t <sub>f</sub>	fall time		-	14	-	ns
Source-o	drain diode					
V <sub>SD</sub>	source-drain (diode forward) voltage	$I_S = 25 \text{ A}; V_{GS} = 0 \text{ V}; \text{ Figure 12}$	-	0.95	1.2	V
t <sub>rr</sub>	reverse recovery time	everse recovery time $I_S = 10 \text{ A}; \text{ dI}_S/\text{dt} = -100 \text{ A}/\mu\text{s}; \text{ V}_{GS} = 0 \text{ V}$		23	-	ns
Qr	recovered charge		-	12	-	nC

TrenchMOS<sup>™</sup> logic level FET




# PHP/PHB/PHD63NQ03LT

TrenchMOS<sup>™</sup> logic level FET




# PHP/PHB/PHD63NQ03LT

TrenchMOS<sup>™</sup> logic level FET



TrenchMOS<sup>™</sup> logic level FET

### 6. Package outline




#### Fig 14. SOT78 (TO-220AB).

9397 750 09822

**Product data** 

TrenchMOS<sup>™</sup> logic level FET



#### Plastic single-ended surface mounted package (Philips version of D<sup>2</sup>-PAK); 3 leads (one lead cropped)


#### Fig 15. SOT404 (D<sup>2-</sup>PAK)

9397 750 09822

**Product data** 

TrenchMOS<sup>™</sup> logic level FET

**SOT428** 



# Plastic single-ended surface mounted package (Philips version of D-PAK); 3 leads (one lead cropped)

Fig 16. SOT428 (D-PAK)

9397 750 09822

**Product data** 

TrenchMOS<sup>™</sup> logic level FET

# 7. Revision history

Table	5: Revis	ion history	
Rev	Date	CPCN	Description
01	20020614	-	Product data; initial version

#### TrenchMOS<sup>™</sup> logic level FET

### 8. Data sheet status

Data sheet status <sup>[1]</sup>	Product status <sup>[2]</sup>	Definition
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

### 9. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### **10. Disclaimers**

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

### **11. Trademarks**

TrenchMOS — is a trademark of Koninklijke Philips Electronics N.V.

### **Contact information**

For additional information, please visit http://www.semiconductors.philips.com. For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2002. All rights reserved.

9397 750 09822 Product data

# PHP/PHB/PHD63NQ03LT

TrenchMOS<sup>™</sup> logic level FET

### Contents


1	Product profile 1
1.1	Description 1
1.2	Features 1
1.3	Applications 1
1.4	Quick reference data
2	Pinning information 1
3	Limiting values 2
4	Thermal characteristics 4
4.1	Transient thermal impedance 4
5	Characteristics 5
6	Package outline 9
7	Revision history 12
8	Data sheet status 13
9	Definitions 13
10	Disclaimers 13
11	Trademarks 13

© Koninklijke Philips Electronics N.V. 2002. Printed in The Netherlands

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 14 June 2002





Let's make things better.