INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4066B gates Quadruple bilateral switches

Product specification
File under Integrated Circuits, IC04

January 1995





Quadruple bilateral switches


HEF4066B gates


DESCRIPTION

The HEF4066B has four independent bilateral analogue switches (transmission gates). Each switch has two input/output terminals (Y/Z) and an active HIGH enable input (E). When E is connected to V_{DD} a low impedance bidirectional path between Y and Z is established (ON condition). When E is connected to V_{SS} the switch is

disabled and a high impedance between Y and Z is established (OFF condition).

The HEF4066B is pin compatible with the HEF4016B but exhibits a much lower ON resistance. In addition the ON resistance is relatively constant over the full input signal range.





HEF4066BP(N): 14-lead DIL; plastic (SOT27-1)

HEF4066BD(F): 14-lead DIL; ceramic (cerdip)

(SOT73))

HEF4066BT(D): 14-lead SO; plastic (SOT108-1)

(): Package Designator North America

PINNING


E₀ to E₃ enable inputs

 Y_0 to Y_3 input/output terminals Z_0 to Z_3 input/output terminals

APPLICATION INFORMATION

An example of application for the HEF4066B is:

· Analogue and digital switching



Quadruple bilateral switches

HEF4066B gates

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Power dissipation per switch P max. 100 mW

For other RATINGS see Family Specifications

DC CHARACTERISTICS


 $T_{amb} = 25 \, ^{\circ}C$


	V _{DD} V	SYMBOL	MIN.	TYP.	MAX.		CONDITIONS
	5		_	350	2500	Ω	E _n at V _{DD}
ON resistance	10	R _{ON}	_	80	245	Ω	$V_{is} = V_{SS}$ to V_{DD}
	15		_	60	175	Ω	see Fig.4
	5		_	115	340	Ω	E _n at V _{DD}
ON resistance	10	R _{ON}	_	50	160	Ω	$V_{is} = V_{SS}$
	15		_	40	115	Ω	see Fig.4
	5		_	120	365	Ω	E _n at V _{DD}
ON resistance	10	R _{ON}	_	65	200	Ω	$V_{is} = V_{DD}$
	15		_	50	155	Ω	see Fig.4
'Δ' ON resistance	5		_	25	_	Ω	E _n at V _{DD}
between any two	10	ΔR_{ON}	_	10	_	Ω	$V_{is} = V_{SS}$ to V_{DD}
channels	15		_	5	_	Ω	see Fig.4
OFF state leakage	5		_	_	_	nA	·
current, any	10	I _{OZ}	_	_	-	nA	E _n at V _{SS}
channel OFF	15		_	_	200	nA	
E _n input voltage	5	V _{IL}	_	2,25	1	V	1 10 1
LOW	10		_	4,50	2	V	l _{is} = 10 μA see Fig.9
	15		_	6,75	2	V	

	V _{DD} SYMBOL		T _{amb} (°c)				CONDITIONS
	V		-40	+25	+85		
			MAX.	MAX.	MAX.		
Quiescent device	5		1,0	1,0	7,5	μΑ	V _{SS} = 0; all valid
current	10	I _{DD}	2,0	2,0	15,0	μΑ	input combinations;
	15		4,0	4,0	30,0	μΑ	$V_I = V_{SS}$ or V_{DD}
Input leakage current at E _n	15	± I _{IN}	_	300	1000	nA	E _n at V _{SS} or V _{DD}

Quadruple bilateral switches

HEF4066B gates





NOTE

To avoid drawing V_{DD} current out of terminal Z, when switch current flows into terminals Y, the voltage drop across the bidirectional switch must not exceed 0,4 V. If the switch current flows into terminal Z, no V_{DD} current will flow out of terminals Y, in this case there is no limit for the voltage drop across the switch, but the voltages at Y and Z may not exceed V_{DD} or V_{SS} .

January 1995

Quadruple bilateral switches

HEF4066B gates

AC CHARACTERISTICS (1), (2)

 V_{SS} = 0 V; T_{amb} = 25 °C; input transition times \leq 20 ns

	V _{DD}	SYMBOL	TYP.	MAX.		
Propagation delays						
$V_{is} \rightarrow V_{os}$	5		10	20	ns	
HIGH to LOW	10	t _{PHL}	5	10	ns	note 3
	15		5	10	ns	
	5		10	20	ns	
LOW to HIGH	10	t _{PLH}	5	10	ns	note 3
	15		5	10	ns	
Output disable times						
$E_n \rightarrow V_{os}$	5		80	160	ns	
HIGH	10	t _{PHZ}	65	130	ns	note 4
	15		60	120	ns	
	5		80	160	ns	
LOW	10	t _{PLZ}	70	140	ns	note 4
	15		70	140	ns	
Output enable times						
$E_n \rightarrow V_{os}$	5		40	80	ns	
HIGH	10	t _{PZH}	20	40	ns	note 4
	15		15	30	ns	
	5		45	90	ns	
LOW	10	t _{PZL}	20	40	ns	note 4
	15		15	30	ns	
Distortion, sine-wave	5		0,25		%	
response	10		0,04		%	note 5
	15		0,04		%	
Crosstalk between	5		_		MHz	
any two channels	10		1		MHz	note 6
	15		_		MHz	
Crosstalk; enable	5		_		mV	
input to output	10		50		mV	note 7
	15		_		mV	
OFF-state	5		_		MHz	
feed-through	10		1		MHz	note 8
	15		_		MHz	
ON-state frequency	5		_		MHz	
response	10		90		MHz	note 9
	15		_		MHz	

January 1995 5

Quadruple bilateral switches

HEF4066B gates

	V _{DD} V	TYPICAL FORMULA FOR P (μW)	
Dynamic power	5	800 $f_i + \sum (f_o C_L) \times V_{DD}^2$	where
dissipation per	10	$3\ 500\ f_{i} + \sum (f_{o}C_{L}) \times V_{DD}^{2}$	f _i = input freq. (MHz)
package (P)	15	10 100 $f_i + \sum (f_o C_L) \times V_{DD}^2$	f _o = output freq. (MHz)
			C _L = load capacitance (pF)
			$\sum (f_o C_L) = \text{sum of outputs}$
			V _{DD} = supply voltage (V)

Notes

- 1. Vis is the input voltage at a Y or Z terminal, whichever is assigned as input.
- 2. Vos is the output voltage at a Y or Z terminal, whichever is assigned as output.
- 3. R_L = 10 k Ω to V_{SS} ; C_L = 50 pF to V_{SS} ; E_n = V_{DD} ; V_{is} = V_{DD} (square-wave); see Figs 6 and 10.
- 4. $R_L = 10 \text{ k}\Omega$; $C_L = 50 \text{ pF to V}_{SS}$; $E_n = V_{DD}$ (square-wave);
 - $V_{is} = V_{DD}$ and R_L to V_{SS} for t_{PHZ} and t_{PZH} ;
 - $V_{is} = V_{SS}$ and R_L to V_{DD} for t_{PLZ} and t_{PZL} ; see Figs 6 and 11.
- 5. $R_L = 10 \text{ k}\Omega$; $C_L = 15 \text{ pF}$; $E_n = V_{DD}$; $V_{is} = \frac{1}{2} V_{DD(p-p)}$ (sine-wave, symmetrical about $\frac{1}{2} V_{DD}$); $f_{is} = 1 \text{ kHz}$; see Fig.7.
- 6. $R_L = 1 \text{ k}\Omega$; $V_{is} = \frac{1}{2} V_{DD(p-p)}$ (sine-wave, symmetrical about $\frac{1}{2} V_{DD}$);


20 log
$$\frac{V_{os}(B)}{V_{is}(A)} = -50 dB$$
; $E_n(A) = V_{SS}$; $E_n(B) = V_{DD}$; see Fig. 8.


- 7. $R_L = 10 \text{ k}\Omega$ to V_{SS} ; $C_L = 15 \text{ pF}$ to V_{SS} ; $E_n = V_{DD}$ (square-wave); crosstalk is $|V_{OS}|$ (peak value); see Fig.6.
- 8. $R_L = 1 \text{ k}\Omega; C_L = 5 \text{ pF}; E_n = V_{SS}; V_{is} = \frac{1}{2} V_{DD(p-p)}$ (sine-wave, symmetrical about $\frac{1}{2} V_{DD}$);

$$20 \log \frac{V_{os}}{V_{is}} = -50 \text{ dB}$$
; see Fig. 7.

9. $R_L = 1 \text{ k}\Omega$; $C_L = 5 \text{ pF}$; $E_n = V_{DD}$; $V_{is} = \frac{1}{2} V_{DD(p-p)}$ (sine-wave, symmetrical about $\frac{1}{2} V_{DD}$);


$$20 \log \frac{V_{os}}{V_{is}} = -3 dB; see Fig. 7.$$






Quadruple bilateral switches

HEF4066B gates





Quadruple bilateral switches

HEF4066B gates

