## Important notice

Dear Customer,
On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/, use http://www.nexperia.com

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved
Should be replaced with:
- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via salesaddresses@nexperia.com). Thank you for your cooperation and understanding,

Kind regards,
Team Nexperia

## DATA SHEET

## CBTD16210 <br> 20-bit level shifting bus switch with 10-bit output enables

Product specification
2000 Oct 12 Supersedes data of 2000 Sep 25

## 20-bit level shifting bus switch with 10-bit output enables

## FEATURES

- $5 \Omega$ switch connection between two ports
- TTL compatible control input levels
- Designed to be used in 5.5 V to 3.3 V level shifting applications
- Package options include shrink small outline (SSOP) and thin shrink small outline (TSSOP)


## DESCRIPTION

The CBTD16210 provides 20 bits of high-speed TTL-compatible bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay

A diode to $\mathrm{V}_{\mathrm{CC}}$ is integrated in the circuit to allow for level shifting between 5 V inputs and 3.3 V outputs.

The device is organized as a dual 10-bit bus switch with separate output-enable ( $\overline{\mathrm{OE}}$ ) inputs. It can be used as two 10-bit bus switches or as one 20-bit bus switch. When OE is low, the associated 10-bit bus switch is on, and port $A$ is connected to port $B$. When $\overline{O E}$ is high, the switch is open, and a high-impedance state exists between the ports.

The CBTD16210 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS <br> $\mathbf{T}_{\text {amb }}=\mathbf{2 5}{ }^{\circ} \mathbf{C} ; \mathbf{G N D}=\mathbf{0 V}$ | TYPICAL | UNIT |
| :---: | :--- | :--- | :---: | :---: |
| $t_{P L H}$ <br> $t_{P H L}$ | Propagation delay <br> An to Yn | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 0.25 |  |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | ns |  |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output capacitance | Outputs disabled; $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 4.3 |  |
| $\mathrm{I}_{\mathrm{CCZ}}$ | Total supply current | Outputs disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | pF |  |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE | DWG NUMBER |
| :--- | :---: | :---: | :---: |
| 48 -Pin Plastic SSOP Type III | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | CBTD16210 DL | SOT370-1 |
| 48 -Pin Plastic TSSOP Type II | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | CBTD16210 DGG | SOT362-1 |

## LOGIC SYMBOL



FUNCTION TABLE

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{1 0 E}$ | 20 E | $1 \mathrm{~A}, 1 \mathrm{~B}$ | $2 \mathrm{~A}, \mathbf{2 B}$ |
| L | L | $1 \mathrm{~A}=1 \mathrm{~B}$ | $2 \mathrm{~A}=2 \mathrm{~B}$ |
| L | $H$ | $1 \mathrm{~A}=1 \mathrm{~B}$ | Z |
| $H$ | L | $Z$ | $2 A=2 B$ |
| $H$ | $H$ | $Z$ | $Z$ |

[^0]
## 20-bit level shifting bus switch with 10-bit output enables

PIN CONFIGURATION


## PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1 | NC | No internal connection |
| 48,47 | $1 \mathrm{OE}, 2 \mathrm{OE}$ | Output enables |
| $2,3,4,5,6,7,9,10$, <br> 11,12 | 1A1-1A10 | Inputs |
| $46,45,44,43,42,40$, <br> $39,38,37,36$ | $1 \mathrm{~B} 1-1 \mathrm{~B} 10$ | Outputs |
| $13,14,16,18,19,20$, <br> $21,22,23,24$ | $2 \mathrm{~A} 1-2 \mathrm{~A} 10$ | Inputs |
| $35,34,33,31,30,29$, <br> $28,27,26,25$ | $2 \mathrm{~B} 1-2 \mathrm{~B} 10$ | Outputs |
| $8,17,32,41$ | GND | Ground (0V) |
| 15 | VCC | Positive supply voltage |

## 20-bit level shifting bus switch with 10-bit output enables

ABSOLUTE MAXIMUM RATINGS ${ }^{1,2}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\text {IK }}$ | DC input diode current | $\mathrm{V}_{1}<0$ | -50 | mA |
| $\mathrm{~V}_{\text {I }}$ | DC input voltage $^{3}$ |  | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {OUT }}$ | DC output voltage ${ }^{3}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\text {OUT }}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed $150^{\circ} \mathrm{C}$.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 | V |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level Input voltage |  | V |  |
| $\mathrm{T}_{\mathrm{amb}}$ | Operating free-air temperature range | -40 | 0.8 | +85 |

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  | Min | Typ ${ }^{1}$ | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high pass voltage | See Figure 1, page 6 |  |  |  | V |
| 1 | Input leakage current | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V} ; \mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; $\mathrm{V}_{1}=\mathrm{GND}$ or 5.5 V |  |  | $\pm 1$ |  |
| Icc | Quiescent supply current ${ }^{2}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=0, \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} ; \\ & 1 \mathrm{OE}=2 \mathrm{OE}=\mathrm{GND} \end{aligned}$ |  |  | 1.5 | mA |
| $\Delta^{\text {l }}$ C | Additional supply current per input pin ${ }^{2}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, one input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 2.5 | mA |
| $\mathrm{C}_{1}$ | Control pins | $\mathrm{V}_{1}=3 \mathrm{~V}$ or 0 |  | 4.5 |  | pF |
| $\mathrm{ClO}_{\text {IOFF) }}$ | Power-off leakage current | $V_{O}=3 \mathrm{~V}$ or $0, \overline{O E}=\mathrm{V}_{C C}$ |  | 8 |  | pF |
| $\mathrm{ron}^{3}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{V}_{1}=0 \mathrm{~V} ; \mathrm{I}_{1}=64 \mathrm{~mA}$ |  | 5 | 7 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{V}_{1}=0 \mathrm{~V} ; \mathrm{I}_{\mathrm{I}}=30 \mathrm{~mA}$ |  | 5 | 7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{V}_{1}=2.4 \mathrm{~V} ; \mathrm{I}_{\mathrm{I}}=-15 \mathrm{~mA}$ |  | 16 | 50 |  |

## NOTES:

1. All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$
2. This is the increase in supply current for each input that is at the specified TTL voltage level rather than $\mathrm{V}_{\mathrm{CC}}$ or GND
3. Measured by the voltage drop between the A and the B terminals at the indicated current through the switch.

On-state resistance is determined by the lowest voltage of the two (A or B) terminals.

## 20-bit level shifting bus switch with 10-bit output enables

## AC CHARACTERISTICS

GND $=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{R}} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| SYMBOL | PARAMETER DESCRIPTION | $\begin{gathered} \text { LIMITS } \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Mean | Max |  |
| $\mathrm{t}_{\mathrm{pd}}$ | Propagation delay ${ }^{1}$ |  |  | 250 | ps |
| tpzH | Output enable time to HIGH level | 1.5 | 5.0 | 7.5 | ns |
| tphz | Output disable time from HIGH level | 1.0 | 2.5 | 4.5 | ns |
| tpzL | Output enable time to LOW level | 1.5 | 6.0 | 9.0 | ns |
| tplz | Output disable time from LOW level | 1.5 | 3.5 | 6.0 | ns |

## NOTES:

1. This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF , when driven by an ideal voltage source (zero output impedance).

## AC WAVEFORMS



Waveform 1. Input (An) to Output (Yn) Propagation Delays


Waveform 2. 3-State Output Enable and Disable Times

TEST CIRCUIT AND WAVEFORMS


## 20-bit level shifting bus switch with 10-bit output enables

TYPICAL CHARACTERISTICS


Figure 1. $\mathrm{V}_{\mathrm{OH}}$ values $\left(\mathrm{V}_{\mathrm{in}}=\mathrm{V}_{\mathrm{CC}}\right)$

## 20-bit level shifting bus switch with 10-bit output enables



DIMENSIONS ( mm are the original dimensions)

| UNIT | $\mathbf{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{m a x}$. |  | $\mathbf{A}_{\mathbf{1}}$

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |  |
| SOT370-1 |  | MO-118 |  |  | $-95-02-04$ |  |

## 20-bit level shifting bus switch with 10-bit output enables



DIMENSIONS ( mm are the original dimensions).

| UNIT | $\begin{gathered} \mathrm{A} \\ \text { max. } \end{gathered}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $\mathrm{D}^{(1)}$ | $E^{(2)}$ | e | $\mathrm{HE}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | w | y | Z | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.2 | $\begin{aligned} & 0.15 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 1.05 \\ & 0.85 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.28 \\ & 0.17 \end{aligned}$ | $\begin{aligned} & 0.2 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 12.6 \\ & 12.4 \end{aligned}$ | $\begin{aligned} & 6.2 \\ & 6.0 \end{aligned}$ | 0.5 | $\begin{aligned} & 8.3 \\ & 7.9 \end{aligned}$ | 1 | $\begin{aligned} & 0.8 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 0.50 \\ & 0.35 \end{aligned}$ | 0.25 | 0.08 | 0.1 | 0.8 0.4 | 80 $0^{\circ}$ |

## Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT362-1 |  | MO-153 |  | - (+) | $\begin{aligned} & \hline-95-02-10 \\ & 99-12-27 \end{aligned}$ |

20-bit level shifting bus switch with 10-bit output enables

## NOTES

## 20-bit level shifting bus switch with 10-bit output enables

## Data sheet status

| Data sheet <br> status | Product <br> status | Definition [1] |
| :--- | :--- | :--- |
| Objective <br> specification | Development | This data sheet contains the design target or goal specifications for product development. <br> Specification may change in any manner without notice. |
| Preliminary <br> specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. <br> Philips Semiconductors reserves the right to make changes at any time without notice in order to <br> improve design and supply the best possible product. |
| Product <br> specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make <br> changes at any time without notice in order to improve design and supply the best possible product. |

[1] Please consult the most recently issued datasheet before initiating or completing a design.

## Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.
Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

Life support - These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Philips Semiconductors

811 East Arques Avenue
P.O. Box 3409

Sunnyvale, California 94088-3409
Telephone 800-234-7381
© Copyright Philips Electronics North America Corporation 2000
All rights reserved. Printed in U.S.A.
Date of release: 10-00
Document order number:
939775007692

## Let's make things beter.


[^0]:    H = High voltage level
    L = Low voltage level
    Z = High impedance "off" state

