Technical Data		Rev	v. 12, 9/20	
RF Power Field Effect Transistor N-Channel Enhancement-Mode Lateral MOSFE	тГ		VRo	
Designed for broadband commercial and industrial applications with freque cies up to 1000 MHz. The high gain and broadband performance of this devia make it ideal for large-signal, common-source amplifier applications in 28 voltages station equipment.	ce	MRF9045NR1		
 Typical Performance at 945 MHz, 28 Volts Output Power — 45 Watts PEP Power Gain — 19 dB Efficiency — 41% (Two Tones) IMD — -31 dBc Integrated ESD Protection 		945 MHz, 45 W, 2 LATERAL N-CHAN BROADBAND RF POWER MOS	NNEL)	
 Guaranteed Ruggedness @ Load VSWR = 5:1, @ 28 Vdc, 945 MHz, 45 Watts CW Output Power 				
Features				
 Excellent Thermal Stability Characterized with Series Equivalent Large-Signal Impedance Paramete Dual-Lead Boltdown Plastic Package Can Also Be Used As Surface Mount. 	ers			
 200°C Capable Plastic Package N Suffix Indicates Lead-Free Terminations. RoHS Compliant. TO-270-2 Available in Tape and Reel. R1 Suffix = 500 Units per 24 mm, 13 inch Reel. 		CASE 1265-09, STY TO-270-2 PLASTIC		
Table 1. Maximum Ratings				
Rating	Symbo	ol Value	Unit	
Drain-Source Voltage	V _{DSS}	- 0.5, +65	Vdc	
Gate-Source Voltage	V _{GS}	- 0.5, +15	Vdc	
Total Device Dissipation @ T _C = 25°C Derate above 25°C	P _D	177 1.18	W W/°C	
Storage Temperature Range	T _{stg}	- 65 to +150	°C	
Operating Junction Temperature	TJ	200	°C	
Table 2. Thermal Characteristics				
Characteristic	Symbo	ol Value ⁽¹⁾	Unit	
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.85	°C/W	
Table 3. ESD Protection Characteristics				
Test Conditions		Class		
Human Body Model		1 (Minimum)		
Mashina Madal	MO (Minimum)			

Per JESD 22-A113, IPC/JEDEC J-STD-020



°C

260

D FOR NEW DESIGN

OMMEN

Technical Data

Freescale Semiconductor


Rating		Symbol	Value	Unit	
Drain-Source Voltage	V _{DSS}	- 0.5, +65	Vdc		
Gate-Source Voltage		V _{GS}	- 0.5, +15	Vdc	
Total Device Dissipation @ T _C = 25°C Derate above 25°C	PD	177 1.18	W W/°C		
Storage Temperature Range		T _{stg}	- 65 to +150	°C	
Operating Junction Temperature		TJ	200	°C	
Table 2. Thermal Characteristics		·			
Characteristic		Symbol	Value ⁽¹⁾	Unit	
Thermal Resistance, Junction to Case	R _{θJC}	0.85	°C/W		
Table 3. ESD Protection Characteristics					
Test Conditions		Class			
Human Body Model	1 (Minimum)				
Machine Model	M2 (Minimum)				
able 4. Moisture Sensitivity Level					
Test Methodology	Package Peak Temperature U				


1. MTTF calculator available at http://www.freescale.com/rf. Select Software & Tools/Development Tools/Calculators to access MTTF calculators by product.


3

Characteristic	Symbol	Min	Тур	Max	Unit
ff Characteristics					
Zero Gate Voltage Drain Leakage Current (V _{DS} = 65 Vdc, V _{GS} = 0 Vdc)	I _{DSS}	_	_	10	μAdc
Zero Gate Voltage Drain Leakage Current (V _{DS} = 28 Vdc, V _{GS} = 0 Vdc)	I _{DSS}		_	1	μAdc
Gate-Source Leakage Current (V _{GS} = 5 Vdc, V _{DS} = 0 Vdc)	I _{GSS}		_	1	μAdc
on Characteristics					
Gate Threshold Voltage (V _{DS} = 10 Vdc, I _D = 150 μAdc)	V _{GS(th)}	2	2.8	4	Vdc
Gate Quiescent Voltage (V _{DS} = 28 Vdc, I _D = 350 mAdc)	V _{GS(Q)}	3	3.7	5	Vdc
Drain-Source On-Voltage (V _{GS} = 10 Vdc, I _D = 1 Adc)	V _{DS(on)}	—	0.22	0.4	Vdc
Forward Transconductance (V _{DS} = 10 Vdc, I _D = 3 Adc)	9 _{fs}	—	4	_	S
ynamic Characteristics				•	•
Input Capacitance (V _{DS} = 28 Vdc ± 30 mV(rms)ac @ 1 MHz, V _{GS} = 0 Vdc)	C _{iss}	—	70	_	pF
Output Capacitance (V _{DS} = 28 Vdc \pm 30 mV(rms)ac @ 1 MHz, V _{GS} = 0 Vdc)	C _{oss}	_	38	-	pF
Reverse Transfer Capacitance (V_{DS} = 28 Vdc ± 30 mV(rms)ac @ 1 MHz, V_{GS} = 0 Vdc)	C _{rss}	—	1.7	_	pF
unctional Tests (In Freescale Test Fixture, 50 ohm system)					
Two-Tone Common-Source Amplifier Power Gain (V_{DD} = 28 Vdc, P _{out} = 45 W PEP, I _{DQ} = 350 mA, f1 = 945.0 MHz, f2 = 945.1 MHz)	G _{ps}	17	19	_	dB
Two-Tone Drain Efficiency (V_{DD} = 28 Vdc, P_{out} = 45 W PEP, I_{DQ} = 350 mA, f1 = 945.0 MHz, f2 = 945.1 MHz)	η	38	41		%
3rd Order Intermodulation Distortion (V_{DD} = 28 Vdc, P_{out} = 45 W PEP, I_{DQ} = 350 mA, f1 = 945.0 MHz, f2 = 945.1 MHz)	IMD		-31	-28	dBc
Input Return Loss (V _{DD} = 28 Vdc, P _{out} = 45 W PEP, I _{DQ} = 350 mA, f1 = 945.0 MHz, f2 = 945.1 MHz)	IRL	_	-14	-9	dB
Two-Tone Common-Source Amplifier Power Gain (V_{DD} = 28 Vdc, P _{out} = 45 W PEP, I _{DQ} = 350 mA, f1 = 930.0 MHz, f2 = 930.1 MHz and f1 = 960.0 MHz, f2 = 960.1 MHz)	G _{ps}		19	_	dB
Two-Tone Drain Efficiency $(V_{DD} = 28 \text{ Vdc}, P_{out} = 45 \text{ W PEP}, I_{DQ} = 350 \text{ mA},$ f1 = 930.0 MHz, f2 = 930.1 MHz and f1 = 960.0 MHz, f2 = 960.1 MHz)	η		41		%
3rd Order Intermodulation Distortion (V_{DD} = 28 Vdc, P_{out} = 45 W PEP, I_{DQ} = 350 mA, f1 = 930.0 MHz, f2 = 930.1 MHz and f1 = 960.0 MHz, f2 = 960.1 MHz)	IMD		-31	_	dBc
Input Return Loss $(V_{DD} = 28 \text{ Vdc}, P_{out} = 45 \text{ W PEP}, I_{DQ} = 350 \text{ mA},$ f1 = 930.0 MHz, f2 = 930.1 MHz and f1 = 960.0 MHz, f2 = 960.1 MHz)	IRL		-13	_	dB

Table 5. Electrical Characteristics (T_C = $25^{\circ}C$ unless otherwise noted)








Freescale has begun the transition of marking Printed Circuit Boards (PCBs) with the Freescale Semiconductor signature/logo. PCBs may have either Motorola or Freescale markings during the transition period. These changes will have no impact on form, fit or function of the current product.


Figure 2. MRF9045NR1 930-960 MHz Broadband Test Circuit Component Layout

NOT RECOMMENDED FOR NEW I



B2

Figure 3. MRF9045NR1 930-960 MHz Broadband Test Circuit Schematic



Freescale has begun the transition of marking Printed Circuit Boards (PCBs) with the Freescale Semiconductor signature/logo. PCBs may have either Motorola or Freescale markings during the transition period. These changes will have no impact on form, fit or function of the current product.

Figure 4. MRF9045NR1 930-960 MHz Broadband Test Circuit Component Layout


B1

FOR

RECOMMEND

OZ

TYPICAL CHARACTERISTICS



FOR NEW DES

TYPICAL CHARACTERISTICS






Figure 10. Output Voltage versus Supply Voltage



This above graph displays calculated MTTF in hours x ampere² drain current. Life tests at elevated temperatures have correlated to better than $\pm 10\%$ of the theoretical prediction for metal failure. Divide MTTF factor by I_D^2 for MTTF in a particular application.

Figure 11. MTTF Factor versus Junction Temperature

NOT RECOMMENDED FOR NEW DESIGN



V_{DD} = 28 V, I_{DQ} = 350 mA, P_{out} = 45 W (PEP)

f MHz	Z_{source}	Z_{load}
930	0.81 - j0.25	2.03 + j0.09
945	0.85 - j0.05	2.03 + j0.28

Z_{source} = Test circuit impedance as measured from gate to ground.

Z_{load} = Test circuit impedance as measured from drain to ground.






Figure 12. Series Equivalent Source and Load Impedance

PACKAGE DIMENSIONS





NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUM PLANE -H- IS LOCATED AT TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
- 4. DIMENSIONS "D1" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 PER SIDE. DIMENSIONS "D1 AND "E1" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- DIMENSION "b1" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 TOTAL IN EXCESS OF THE "b1" DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-.

DINI 1

- 7. DIMENSION "A2" APPLIES WITHIN ZONE "J" ONLY.
- 8. DIMENSIONS "D" AND "E2" DO NOT INCLUDE MOLD PROTRUSION. OVERALL LENGTH INCLUDING MOLD PROTRUSION SHOULD NOT EXCEED 0.430 INCH FOR DIMENSION "D" AND 0.080 INCH FOR DIMENSION "E2". DIMENSIONS "D" AND "E2" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -D-. STYLE 1:

PIN 1 – DRAIN PIN 2 – GATE PIN 3 – SOURCE										
	IN	СН	MILLIMETER			INCH		MILLIMETER		
DIM	MIN	MAX	MIN	MAX	DIM	MIN MAX		MIN	MAX	
А	.078	.082	1.98	2.08	F	.025 BSC		0	0.64 BSC	
A1	.039	.043	0.99	1.09	b1	.193	.199	4.90	5.06	
A2	.040	.042	1.02	1.07	c1	.007	.011	0.18	3 0.28	
D	.416	.424	10.57	10.77	aaa	.004		0.10		
D1	.378	.382	9.60	9.70						
D2	.290		7.37							
D3	.016	.024	0.41	0.61						
Е	.436	.444	11.07	11.28						
E1	.238	.242	6.04	6.15						
E2	.066	.074	1.68	1.88						
E3	.150		3.81							
E4	.058	.066	1.47	1.68						
E5	.231	.235	5.87	5.97						
© I	FREESCALE SEMICONDUCTOR, INC. MECHANICA			L OUT	LINE	PRINT VERS	SION NO	T TO SCALE		
TITLE:		то о-	70		DOCU	MENT NO): 98ASH98117/	4	REV: K	
TO-270 SURFACE MOUNT				CASE NUMBER: 1265-09 29 JUN 2007				29 JUN 2007		
	30	NI AUL I		I	STAN	DARD: JE	DEC TO-270 /	٩A		

NOT RECOMMENDED FOR NEW DESIGN

PRODUCT DOCUMENTATION

Refer to the following documents to aid your design process.

Application Notes

- AN1955: Thermal Measurement Methodology of RF Power Amplifiers
- **Engineering Bulletins**
- EB212: Using Data Sheet Impedances for RF LDMOS Devices

REVISION HISTORY

The following table summarizes revisions to this document.

Revision	Date	Description
12	Sept. 2008	Data sheet revised to reflect part status change, including use of applicable overlay.
		 Replaced Case Outline 1265-08 with 1265-09, Issue K, p. 1, 8-10. Corrected cross hatch pattern in bottom view and changed its dimensions (D2 and E3) to minimum value on source contact (D2 changed from Min-Max .290320 to .290 Min; E3 changed from Min-Max .150180 to .150 Min). Added JEDEC Standard Package Number. Added Product Documentation and Revision History, p. 11

NEV

DED FOR

OT RECOMMENI

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

FOR NEW DES

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

RECOMMEND

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.



For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

