# **BLF645**

# Broadband power LDMOS transistor Rev. 01 — 27 January 2010

**Product data sheet** 

#### **Product profile** 1.

### 1.1 General description

A 100 W LDMOS RF power push-pull transistor for broadcast transmitter and industrial applications. The transistor is suitable for the frequency range HF to 1400 MHz. The excellent ruggedness and broadband performance of this device makes it ideal for digital applications.

Table 1. **Typical performance** 

RF performance at  $T_h = 25$  °C in a common source test circuit.

Mode of operation	f (MHz)	V <sub>DS</sub> (V)	P <sub>L</sub> (W)	P <sub>L(PEP)</sub> (W)	G <sub>p</sub> (dB)	η <sub>D</sub> (%)	IMD (dBc)
CW, class-AB	1300	32	100	-	18	56	-
2-tone, class-AB	1300	32	-	100	18	45	-32

#### 1.2 Features

- CW performance at 1300 MHz, a drain-source voltage V<sub>DS</sub> of 32 V and a quiescent drain current  $I_{Dq} = 0.9$  A for total device:
  - Average output power = 100 W
  - Power gain = 18 dB
  - ◆ Drain efficiency = 56 %
- 2-tone performance at 1300 MHz, a drain-source voltage V<sub>DS</sub> of 32 V and a quiescent drain current  $I_{Dq} = 0.9$  A for total device:
  - Peak envelope load power = 100 W
  - Power gain = 18 dB
  - Drain efficiency = 45 %
  - ◆ Intermodulation distortion = -32 dBc
- Integrated ESD protection
- Excellent ruggedness
- High power gain
- High efficiency
- Excellent reliability
- Easy power control
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)



### **Broadband power LDMOS transistor**

### 1.3 Applications

- Communication transmitter applications in the HF to 1400 MHz frequency range
- Industrial applications in the HF to 1400 MHz frequency range

### 2. Pinning information

Table 2. Pinning

Iddic 2.	ı ııııııg		
Pin	Description	Simplified outline	Graphic symbol
1	drain 1		
2	drain 2	1 2	ل_
3	gate 1		5 3
4	gate2	3 4	5
5	source	<u>[1]</u>	4 —
			2
			sym117

<sup>[1]</sup> Connected to flange.

### 3. Ordering information

Table 3. Ordering information

	3						
Type number	Package	Package					
	Name	Description	Version				
BLF645	-	flanged balanced LDMOST ceramic package; 2 mounting holes; 4 leads	SOT540A				

## 4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DS}$	drain-source voltage		-	65	V
$V_{GS}$	gate-source voltage		-0.5	+11	V
I <sub>D</sub>	drain current		-	32	Α
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	junction temperature		-	200	°C

### 5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
R <sub>th(j-c)</sub>	thermal resistance from junction to case	$T_{case} = 80  ^{\circ}C;  P_{L} = 100  W$	<u>[1]</u> 0.67	K/W

<sup>[1]</sup> R<sub>th(j-c)</sub> is measured under RF conditions.

BLF645\_1 © NXP B.V. 2010. All rights reserved.

### **Broadband power LDMOS transistor**

#### **Characteristics** 6.

Table 6. **Characteristics per section** 

 $T_i = 25$  °C per section; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.9 \text{ mA}$	65	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$V_{DS} = 32 \text{ V}; I_{D} = 90 \text{ mA}$	1.4	1.9	2.4	V
$V_{GSq}$	gate-source quiescent voltage	$V_{DS} = 32 \text{ V}; I_{Dq} = 450 \text{ mA}$	1.5	2.0	2.5	V
$I_{DSS}$	drain leakage current	$V_{GS} = 0 \text{ V}; V_{DS} = 32 \text{ V}$	-	-	1.4	μΑ
I <sub>DSX</sub>	drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $V_{DS} = 10 \text{ V}$	-	14	-	Α
$I_{GSS}$	gate leakage current	$V_{GS} = \pm 10 \text{ V}; V_{DS} = 0 \text{ V}$	-	-	120	nΑ
9 <sub>fs</sub>	forward transconductance	$V_{DS} = 10 \text{ V}; I_D = 4.5 \text{ A}$	-	6.4	-	S
R <sub>DS(on)</sub>	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $I_D = 3.15 \text{ A}$	-	220	-	mΩ
$C_{\text{iss}}$	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 32 \text{ V};$ f = 1 MHz	-	69	-	pF
C <sub>oss</sub>	output capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 32 \text{ V};$ f = 1 MHz	-	25	-	pF
C <sub>rs</sub>	feedback capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 32 \text{ V};$ f = 1 MHz	-	1.2	-	pF

### **Application information**

RF performance in a common-source class-AB circuit

 $T_h = 25$  °C;  $I_{Dq} = 0.9$  A for total device.

Mode of operation	f	V <sub>DS</sub>	PL	Gp	η <sub>D</sub>
	(MHz)	(V)	(W)	(dB)	(%)
CW, class-AB	1300	32	100	> 16.5	> 53

### 7.1 Ruggedness in class-AB operation

The BLF645 is capable of withstanding a load mismatch corresponding to VSWR = 10:1 through all phases under the following conditions: V<sub>DS</sub> = 32 V; f = 1300 MHz at rated load power.

© NXP B.V. 2010. All rights reserved. Rev. 01 — 27 January 2010


### **Broadband power LDMOS transistor**

### **Test information**


#### 8.1 RF performance

The following figures are measured in a class-AB production test circuit.

#### 8.1.1 1-Tone CW



 $V_{DS} = 32 \text{ V}$ ;  $I_{Dq} = 900 \text{ mA}$  (for total device); f = 1300 MHz.



 $V_{DS} = 32 \text{ V}$ ; f = 1300 MHz.

- (1)  $I_{Dq} = 200 \text{ mA}$  (for total device).
- (2)  $I_{Dq} = 400 \text{ mA}$  (for total device).
- (3)  $I_{Dq} = 600 \text{ mA}$  (for total device).
- (4)  $I_{Dq} = 900 \text{ mA}$  (for total device).
- (5)  $I_{Dq} = 1200 \text{ mA}$  (for total device).
- (6)  $I_{Dq} = 1400 \text{ mA}$  (for total device).
- (7)  $I_{Dq} = 1800 \text{ mA}$  (for total device).


Power gain and drain efficiency as function of Fig 1. load power; typical values

Fig 2. Power gain as a function of load power; typical values

4 of 13


### **Broadband power LDMOS transistor**

5 of 13




### **Broadband power LDMOS transistor**

### 8.1.2 2-Tone CW



 $V_{DS}$  = 32 V;  $I_{Dq}$  = 900 mA (for total device); f = 1300 MHz; carrier spacing = 100 kHz.

Power gain and drain efficiency as function of Fig 4. peak envelope load power; typical values



V<sub>DS</sub> = 32 V; f = 1300 MHz; carrier spacing = 100 kHz.

- (1)  $I_{Dq} = 200 \text{ mA}$  (for total device).
- (2)  $I_{Dq} = 400 \text{ mA}$  (for total device).
- (3)  $I_{Dq} = 600 \text{ mA}$  (for total device).
- (4) I<sub>Dq</sub> = 900 mA (for total device).
- (5)  $I_{Dq} = 1200 \text{ mA}$  (for total device).
- (6) I<sub>Dq</sub> = 1400 mA (for total device).
- (7)  $I_{Dq} = 1800 \text{ mA}$  (for total device).

Third order intermodulation distortion as a Fig 5. function of peak envelope load power; typical values

6 of 13

### **Broadband power LDMOS transistor**

### 8.2 Reliability






Fig 6. BLF645 electromigration (I<sub>DS(DC)</sub>, total device)

### **Broadband power LDMOS transistor**

### 8.3 Test circuit





### **Broadband power LDMOS transistor**

Table 8. List of components

For test circuit, see Figure 7 and Figure 8.

Component	Description	Value		Remarks
C1	multilayer ceramic chip capacitor	47 pF	[1]	
C6, C7, C11, C12, C17	multilayer ceramic chip capacitor	27 pF	[2]	
C2, C3	multilayer ceramic chip capacitor	100 nF		Murata X7R or equivalent
C4, C5, C13, C14	multilayer ceramic chip capacitor	4.7 μF		TDK C4532X7R1E475MT020U or capacitor of same quality.
C8	multilayer ceramic chip capacitor	1.5 pF	[2]	
C9	multilayer ceramic chip capacitor	3.3 pF	[2]	
C10	multilayer ceramic chip capacitor	6.2 pF	[3]	
C15, C16	electrolytic capacitor	220 μF		TDK C4532X7R1E475MT020U or capacitor of same quality.
L1, L2	4 turns, 0.8 mm enameled copper wire	D = 3.5 mm; length = 4 mm		
L3	microstrip	-	[4]	(W × L) 1.67 mm × 19.17 mm
L4, L5	microstrip	-	[4]	(W $\times$ L) 1.9 mm $\times$ 23.7 mm
L6, L7	microstrip	-	[4]	(W $\times$ L) 9.6 mm $\times$ 17.3 mm
L8, L9	microstrip	-	[4]	$(W \times L)$ 9 mm 12 mm
L10, L11	microstrip	-	[4]	(W $\times$ L) 8.5 mm $\times$ 31.0 mm
L12, L13	microstrip	-	[4]	(W $\times$ L) 4.52 mm $\times$ 5.0 mm
L14	microstrip	-	[4]	(W $\times$ L) 1.67 mm $\times$ 21.67 mm
R1, R2	SMD resistor	11 Ω		1206
R3, R4	SMD resistor	1 kΩ		1206
R5, R6	SMD resistor	12 Ω		1206
T1, T2	semi rigid coax	$Z = 50 \Omega$ ;		

<sup>[1]</sup> American technical ceramics type 100A or capacitor of same quality.

**Product data sheet** 

9 of 13

<sup>[2]</sup> American technical ceramics type 100B or capacitor of same quality.

<sup>[3]</sup> American technical ceramics type 180R or capacitor of same quality.

<sup>[4]</sup> Printed-Circuit Board (PCB): Taconic RF35;  $\varepsilon_r$  = 3.5 F/m; height = 0.79 mm; Cu (top/bottom metallization); thickness copper plating = 35  $\mu$ m.

#### **Broadband power LDMOS transistor**

### Package outline

### Flanged balanced LDMOST ceramic package; 2 mounting holes; 4 leads

SOT540A




Fig 9. Package outline SOT540A

© NXP B.V. 2010. All rights reserved. Rev. 01 — 27 January 2010

99-12-28

### **Broadband power LDMOS transistor**

### 10. Abbreviations

Table 9. Abbreviations

Acronym	Description
CW	Continuous Waveform
DC	Direct Current
D-MOS	Diffusion Metal-Oxide Semiconductor
ESD	ElectroStatic Discharge
HF	High Frequency
LDMOS	Laterally Diffused Metal Oxide Semiconductor
LDMOST	Laterally Diffused Metal-Oxide Semiconductor Transistor
RF	Radio Frequency
SMD	Surface-Mount Device
VSWR	Voltage Standing-Wave Ratio

# 11. Revision history

### Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLF645_1	20100127	Product data sheet	-	-

#### **Broadband power LDMOS transistor**

### 12. Legal information

#### 12.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 12.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 13. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: salesaddresses@nxp.com

© NXP B.V. 2010. All rights reserved.

### **Broadband power LDMOS transistor**

### 14. Contents

1	Product profile
1.1	General description 1
1.2	Features
1.3	Applications 2
2	Pinning information 2
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 2
6	Characteristics 3
7	Application information 3
7.1	Ruggedness in class-AB operation 3
8	Test information 4
8.1	RF performance 4
8.1.1	1-Tone CW
8.1.2	2-Tone CW 6
8.2	Reliability
8.3	Test circuit 8
9	Package outline
10	Abbreviations11
11	Revision history 11
12	Legal information 12
12.1	Data sheet status
12.2	Definitions
12.3	Disclaimers
12.4	Trademarks 12
13	Contact information 12
14	Contents 13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.





© NXP B.V. 2010.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 27 January 2010 Document identifier: BLF645\_1