#### **NXP Semiconductors**

**Technical Data** 

**RF Power LDMOS Transistors** 

High Ruggedness N-Channel Enhancement-Mode Lateral MOSFETs

These high ruggedness devices are designed for use in high VSWR industrial, medical, broadcast, aerospace and mobile radio applications. Their unmatched input and output design supports frequency use from 1.8 to 400 MHz.

#### **Typical Performance**

71						
Frequency (MHz)	Signal Type	V <sub>DD</sub> (V)	P <sub>out</sub> (W)	G <sub>ps</sub> (dB)	η <sub>D</sub> (%)	
87.5–108 (1,2)	CW	60	1670 CW	23.8	83.5	
230 (3)	Pulse (100 μsec, 20% Duty Cycle)	65	1800 Peak	24.4	75.7	

#### Load Mismatch/Ruggedness

Frequency (MHz)	Signal Type	VSWR	P <sub>in</sub> (W)	Test Voltage	Result
230 (3)	Pulse (100 μsec, 20% Duty Cycle)	> 65:1 at all Phase Angles	14 W Peak (3 dB Overdrive)	65	No Device Degradation

- 1. Measured in 87.5-108 MHz broadband reference circuit (page 5).
- The values shown are the center band performance numbers across the indicated frequency range.
- 3. Measured in 230 MHz narrowband production test fixture (page 11).

#### **Features**

- Unmatched input and output allowing wide frequency range utilization
- · Device can be used single-ended or in a push-pull configuration
- Qualified up to a maximum of 65 V<sub>DD</sub> operation
- Characterized from 30 to 65 V for extended power range
- · Lower thermal resistance package
- · High breakdown voltage for enhanced reliability
- Suitable for linear application with appropriate biasing
- Integrated ESD protection with greater negative gate-source voltage range for improved Class C operation
- Included in NXP product longevity program with assured supply for a minimum of 15 years after launch

#### **Typical Applications**

- Industrial, scientific, medical (ISM)
  - Laser generation
  - Plasma generation
  - Particle accelerators
  - MRI, RF ablation and skin treatment
  - Industrial heating, welding and drying systems
- Radio and VHF TV broadcast
- Aerospace
  - HF communications
  - Radar


Document Number: MRFX1K80N Rev. 0, 04/2018

**VRoHS** 

# MRFX1K80N MRFX1K80GN

1.8–400 MHz, 1800 W CW, 65 V WIDEBAND RF POWER LDMOS TRANSISTORS





Note: Exposed backside of the package is the source terminal for the transistor.

Figure 1. Pin Connections



#### **Table 1. Maximum Ratings**

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	-0.5, +179	Vdc
Gate-Source Voltage	V <sub>GS</sub>	−6.0, +10	Vdc
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Case Operating Temperature Range	T <sub>C</sub>	-40 to +150	°C
Operating Junction Temperature Range (1,2)	TJ	-40 to +225	°C
Total Device Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	3333 16.7	W W/°C

#### **Table 2. Thermal Characteristics**

Characteristic	Symbol	Value <sup>(2,3)</sup>	Unit
Thermal Resistance, Junction to Case CW: Case Temperature 112°C, 1800 W CW, 65 Vdc, I <sub>DQ(A+B)</sub> = 150 mA, 98 MHz	$R_{\theta JC}$	0.06	°C/W
Thermal Impedance, Junction to Case Pulse: Case Temperature 77°C, 1800 W Peak, 100 μsec Pulse Width, 20% Duty Cycle, 65 Vdc, I <sub>DQ(A+B)</sub> = 100 mA, 230 MHz	$Z_{ heta JC}$	0.009	°C/W

#### **Table 3. ESD Protection Characteristics**

Test Methodology	Class
Human Body Model (per JESD22-A114)	2, passes 2500 V
Charge Device Model (per JESD22-C101)	C3, passes 1200 V

# **Table 4. Moisture Sensitivity Level**

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD22-A113, IPC/JEDEC J-STD-020	3	260	°C

# Table 5. Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Off Characteristics <sup>(4)</sup>					
Gate-Source Leakage Current (V <sub>GS</sub> = 5 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>		_	1	μAdc
Drain-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 100 mAdc)	V <sub>(BR)DSS</sub>	179	193	_	Vdc
Zero Gate Voltage Drain Leakage Current (V <sub>DS</sub> = 65 Vdc, V <sub>GS</sub> = 0 Vdc)	I <sub>DSS</sub>	_	_	10	μAdc
Zero Gate Voltage Drain Leakage Current (V <sub>DS</sub> = 179 Vdc, V <sub>GS</sub> = 0 Vdc)	I <sub>DSS</sub>	_	_	100	mAdc
On Characteristics	•			•	•

Gate Threshold Voltage (4)	V <sub>GS(th)</sub>	2.1	2.5	2.9	Vdc
$(V_{DS} = 10 \text{ Vdc}, I_D = 740 \mu \text{Adc})$					
Gate Quiescent Voltage (V <sub>DD</sub> = 65 Vdc, I <sub>DQ(A+B)</sub> = 100 mAdc, Measured in Functional Test)	V <sub>GS(Q)</sub>	2.5	2.9	3.3	Vdc
Drain-Source On-Voltage <sup>(4)</sup> (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2.76 Adc)	V <sub>DS(on)</sub>	_	0.21	_	Vdc
Forward Transconductance (4) (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 43 Adc)	9fs	_	44.7	_	S

- 1. Continuous use at maximum temperature will affect MTTF.
- 2. MTTF calculator available at http://www.nxp.com/RF/calculators.
- 3. Refer to AN1955, Thermal Measurement Methodology of RF Power Amplifiers. Go to <a href="http://www.nxp.com/RF">http://www.nxp.com/RF</a> and search for AN1955.
- 4. Each side of device measured separately.

(continued)

# Table 5. Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise noted) (continued)

Characteristic	Symbol	Min	Тур	Max	Unit
Dynamic Characteristics <sup>(1)</sup>					
Reverse Transfer Capacitance (V <sub>DS</sub> = 65 Vdc ± 30 mV(rms)ac @ 1 MHz, V <sub>GS</sub> = 0 Vdc)	C <sub>rss</sub>	_	5.6	_	pF
Output Capacitance (V <sub>DS</sub> = 65 Vdc ± 30 mV(rms)ac @ 1 MHz, V <sub>GS</sub> = 0 Vdc)	C <sub>oss</sub>	_	216	_	pF
Input Capacitance (V <sub>DS</sub> = 65 Vdc, V <sub>GS</sub> = 0 Vdc ± 30 mV(rms)ac @ 1 MHz)	C <sub>iss</sub>	_	765	_	pF

Functional Tests (In NXP Narrowband Production Test Fixture, 50 ohm system)  $V_{DD}$  = 65 Vdc,  $I_{DQ(A+B)}$  = 100 mA,  $P_{out}$  = 1800 W Peak (360 W Avg.), f = 230 MHz, 100  $\mu$ sec Pulse Width, 20% Duty Cycle

Power Gain	G <sub>ps</sub>	23.0	24.4	26.0	dB
Drain Efficiency	$\eta_{D}$	71.0	75.7	_	%
Input Return Loss	IRL	_	-16	<b>-9</b>	dB

# Table 6. Load Mismatch/Ruggedness (In NXP Narrowband Production Test Fixture, 50 ohm system) I<sub>DQ(A+B)</sub> = 100 mA


Frequency (MHz)	Signal Type	VSWR	P <sub>in</sub> (W)	Test Voltage, V <sub>DD</sub>	Result
230	Pulse (100 μsec, 20% Duty Cycle)	> 65:1 at all Phase Angles	14 W Peak (3 dB Overdrive)	65	No Device Degradation

# **Table 7. Ordering Information**

Device	Tape and Reel Information	Package
MRFX1K80NR5	DE Cuffin FO Haite FO was Tage Width 40 Deal	OM-1230-4L
MRFX1K80GNR5	R5 Suffix = 50 Units, 56 mm Tape Width, 13-Reel	OM-1230G-4L


<sup>1.</sup> Each side of device measured separately.

# **TYPICAL CHARACTERISTICS**



Note: Each side of device measured separately.

Figure 2. Capacitance versus Drain-Source Voltage



I <sub>DQ</sub> (mA)	Slope (mV/°C)
100	-3.14
500	-2.88
1000	-2.75
1500	-2.65

Figure 3. Normalized  $V_{\mbox{\scriptsize GS}}$  versus Quiescent Current and Case Temperature


# 87.5–108 MHz BROADBAND REFERENCE CIRCUIT – 2.9" $\times$ 5.1" (7.3 cm $\times$ 13.0 cm)

# Table 8. 87.5–108 MHz Broadband Performance (In NXP Reference Circuit, 50 ohm system)

 $I_{DQ(A+B)} = 200 \text{ mA}, P_{in} = 7 \text{ W}, CW$ 

Frequency (MHz)	V <sub>DD</sub> (V)	P <sub>out</sub> (W)	G <sub>ps</sub> (dB)	η <sub>D</sub> (%)
87.5	60	1580	23.5	84.6
98	60	1670	23.8	83.5
108	60	1600	23.6	80.6

#### 87.5-108 MHz BROADBAND REFERENCE CIRCUIT - 2.9" × 5.1" (7.3 cm × 13.0 cm)



\*C15 and C23 are mounted vertically.




Figure 4. MRFX1K80N 87.5-108 MHz Broadband Reference Circuit Component Layout




Figure 5. MRFX1K80N 87.5-108 MHz Broadband Reference Circuit Component Layout - Bottom

Table 9. MRFX1K80N 87.5-108 MHz Broadband Reference Circuit Component Designations and Values

Part	Description	Part Number	Manufacturer
C1, C3, C6, C9, C18, C19, C20, C21, C22	1000 pF Chip Capacitor	ATC100B102JT50XT	ATC
C2	33 pF Chip Capacitor	ATC100B330JT500XT	ATC
C4, C5, C8	10,000 pF Chip Capacitor	ATC200B103KT50XT	ATC
C7, C10, C15, C16, C17, C23	470 pF Chip Capacitor	ATC100B471JT200XT	ATC
C11	100 pF, 300 V Mica Capacitor	MIN02-002EC101J-F	CDE
C14, C24	12 pF Chip Capacitor	ATC100B120GT500XT	ATC
C25, C26, C27	220 μF, 100 V Electrolytic Capacitor	EEV-FC2A221M	Panasonic-ECG
C28	22 μF, 35 V Electrolytic Capacitor	UUD1V220MCL1GS	Nichicon
L1, L2	17.5 nH Inductor, 6 Turns	B06TJLC	Coilcraft
L3	1.5 mm Non-Tarnish Silver Plated Copper Wire, Total Wire Length = 1.7"/43 mm	SP1500NT-001	Scientific Wire Company
L4	22 nH Inductor	1212VS-22NMEB	Coilcraft
Q1	RF Power LDMOS Transistor	MRFX1K80N	NXP
R1	10 Ω, 1/4 W Chip Resistor	CRCW120610R0JNEA	Vishay
R2, R3	33 Ω, 2 W Chip Resistor	1-2176070-3	TE Connectivity
Thermal Pad	TG Series Soft Thermal Conductive Pad	TG6050-150-150-5.0-0	t-Global Technology
PCB	Rogers TC350 0.030", ε <sub>r</sub> = 3.5	D94850	MTL

Note: Refer to MRFX1K80N's printed circuit boards and schematics to download the 87.5–108 MHz baseplate drawing.

# TYPICAL CHARACTERISTICS – 87.5–108 MHz BROADBAND REFERENCE CIRCUIT




Figure 6. Power Gain, Drain Efficiency and CW Output Power versus Frequency at a Constant Input Power




Figure 7. CW Output Power versus Input Power and Frequency





Figure 8. Power Gain and Drain Efficiency versus CW Output Power and Frequency

# 87.5-108 MHz BROADBAND REFERENCE CIRCUIT



f MHz	$Z_{source} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	Z <sub>load</sub> Ω
87.5	1.65 + j3.30	3.90 + j4.73
98	1.91 + j3.25	3.88 + j3.99
108	1.94 + j2.87	3.35 + j3.95

Z<sub>source</sub> = Test circuit impedance as measured from gate to gate, balanced configuration.

 $Z_{load} \quad = \quad \text{Test circuit impedance as measured} \\ \text{from drain to drain, balanced configuration.}$ 





Figure 9. Broadband Series Equivalent Source and Load Impedance – 87.5–108 MHz


# HARMONIC MEASUREMENTS — 87.5-108 MHz BROADBAND REFERENCE CIRCUIT



H2	H3	H4
(175 MHz)	(262.5 MHz)	(350 MHz)
–31 dB	–29 dB	

Figure 10. 87.5 MHz Harmonics @ 1500 W CW

# 230 MHz NARROWBAND PRODUCTION TEST FIXTURE – $6.0'' \times 4.0''$ (15.2 cm $\times$ 10.2 cm)



<sup>\*</sup>C4, C17, C18, C19, C20, C21 and C22 are mounted vertically.

Figure 11. MRFX1K80N Narrowband Production Test Fixture Component Layout – 230 MHz

Table 10. MRFX1K80N Narrowband Production Test Fixture Component Designations and Values - 230 MHz

Part	Description	Part Number	Manufacturer
C1, C2, C3	22 pF Chip Capacitor	ATC100B220JT500XT	ATC
C4	27 pF Chip Capacitor	ATC100B270JT500XT	ATC
C5, C6	22 μF, 35 V Tantalum Capacitor	T491X226K035AT	Kemet
C7, C9	0.1 μF Chip Capacitor	CDR33BX104AKWS	AVX
C8, C10	220 nF Chip Capacitor	C1812C224K5RACTU	Kemet
C11, C12, C24, C25	1000 pF Chip Capacitor	ATC100B102JT50XT	ATC
C13	24 pF Chip Capacitor	ATC800R240JT500XT	ATC
C14, C15	20 pF Chip Capacitor	ATC800R200JT500XT	ATC
C16	22 pF Chip Capacitor	ATC800R220JT500XT	ATC
C17, C18, C19, C20, C21, C22	240 pF Chip Capacitor	ATC100B241JT200XT	ATC
C23	8.2 pF Chip Capacitor	ATC100B8R2CT500XT	ATC
C26, C27, C28, C29, C30, C31	470 μF, 100 V Electrolytic Capacitor	MCGPR100V477M16X32-RH	Multicomp
Coax1, 2, 3, 4	$25~\Omega$ Semi Rigid Coax Cable, 2.2" Shield Length	UT-141C-25	Micro-Coax
L1, L2	5 nH Inductor, 2 Turns	A02TKLC	Coilcraft
L3, L4	6.6 nH Inductor, 2 Turns	GA3093-ALC	Coilcraft
R1, R2	10 Ω, 1/4 W Chip Resistor	CRCW120610R0JNEA	Vishay
PCB	Rogers AD255A 0.030″, ε <sub>r</sub> = 2.55	D96894	MTL

# TYPICAL CHARACTERISTICS — 230 MHz, $T_C = 25^{\circ}C$ NARROWBAND PRODUCTION TEST FIXTURE





Figure 12. Output Power versus Gate-Source Voltage at a Constant Input Power



1878 2143 Figure 13. Output Power versus Input Power




Figure 14. Power Gain and Drain Efficiency versus Output Power and Quiescent Current






Figure 15. Power Gain and Drain Efficiency versus Output Power




Figure 16. Power Gain versus Output Power and Drain-Source Voltage

#### MRFX1K80N MRFX1K80GN

#### 230 MHz NARROWBAND PRODUCTION TEST FIXTURE

f MHz	$Z_{source} \ \ \Omega$	Z <sub>load</sub> Ω
230	0.9 + j2.3	1.9 + j2.5

Z<sub>source</sub> = Test fixture impedance as measured from gate to gate, balanced configuration.

Z<sub>load</sub> = Test fixture impedance as measured from drain to drain, balanced configuration.






Figure 17. Narrowband Series Equivalent Source and Load Impedance – 230 MHz

# **PACKAGE DIMENSIONS**



0	NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OU	TLINE	PRINT VERSION NOT	Γ TO SCALE
TITLE:			DOCUME	NT NO: 98ASA00506D	REV: C
	OM-1230-4L		STANDAF	RD: NON-JEDEC	
			SOT1816	<b>–</b> 1	08 FEB 2016




© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OU	TLINE	PRINT VERSION NO	T TO SCALE
TITLE:		DOCUMEN	NT NO: 98ASA00506D	REV: C
OM-1230-4L		STANDAR	D: NON-JEDEC	
		SOT1816-	<b>-</b> 1	08 FEB 2016


#### NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUM PLANE H IS LOCATED AT TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
- DIMENSIONS DD AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 INCH (0.15 MM) PER SIDE. DIMENSIONS DD AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DIMENSION 66 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 INCH (0.13 MM) TOTAL IN EXCESS OF THE 66 DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. DATUMS A AND B TO BE DETERMINED AT DATUM PLANE H.
- A DIMENSION A1 APPLIES WITHIN ZONE J ONLY.
- ATCHING REPRESENTS THE EXPOSED AREA OF THE HEAT SLUG. THE DIMENSIONS D1 AND E2 REPRESENT THE VALUES BETWEEN THE TWO OPPOSITE POINTS ALONG THE EDGES OF EXPOSED AREA OF HEAT SLUG.
- DIMPLED HOLE REPRESENTS INPUT SIDE.

	IN	CH	MIL	LIMETER			INCH	MILLIM	ETER
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX
AA	.148	.152	3.76	3.86	bb	.457	.463	11.61	11.76
A1	.059	.065	1.50	1.65	c1	.007	.011	0.18	0.28
DD	1.267	1.273	32.18	32.33	е	.2	270 BSC	6.86	BSC
D1	1.180		29.97	7	e1	.116	.124	2.95	3.15
E	.762	.770	19.35	19.56					
E1	.390	.394	9.91	10.01	aaa		.004	0.	.10
E2	.306		7.77		bbb		.006	0.	.15
E3	.383	.387	9.73	9.83	ccc		.010	0.	25
F	.025	5 BSC	0	.635 BSC					
© NXP SEMICONDUCTORS N.V. MECHANICAL OU				AL OU	TLINE	PRINT VER	L SION NOT T	O SCALE	
TITLE:	TITLE:					DOCUME	L NT NO: 98ASA	00506D	REV: C
OM-1230-4L						STANDAF	RD: NON-JEDE	C	
						S0T1816	-1	08	FEB 2016



©	NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OU	TLINE	PRINT VERSION NOT	TO SCALE
TITLE:			DOCUME	NT NO: 98ASA00818D	REV: B
	OM-1230G-4	L	STANDAF	RD: NON-JEDEC	
			S0T1824	<b>–</b> 1	18 FEB 2016



	XP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OU	TLINE	PRINT VERSION NO	T TO SCALE
TITLE:			DOCUME	NT NO: 98ASA00818D	REV: B
	OM-1230G-4	L	STANDAF	RD: NON-JEDEC	
			S0T1824	<b>—</b> 1	18 FEB 2016

#### NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUM PLANE H IS LOCATED AT TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
- 4. DIMENSIONS DD AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 INCH (0.15 MM) PER SIDE. DIMENSIONS DD AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DIMENSION 66 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 INCH (0.13 MM) TOTAL IN EXCESS OF THE 66 DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. DATUMS A AND B TO BE DETERMINED AT DATUM PLANE H.
- ALONG THE EXPOSED AND SOLDERABLE AREA OF THE HEAT SLUG. THE DIMENSIONS D1 AND E2 REPRESENT THE VALUES BETWEEN THE TWO OPPOSITE POINTS ALONG THE EDGES OF EXPOSED AREA OF HEAT SLUG.
- DIMENSION A1 IS MEASURED WITH REFERENCE TO DATUM D. THE POSITIVE VALUE IMPLIES THAT THE BOTTOM OF THE PACKAGE IS HIGHER THAN THE BOTTOM OF THE LEAD.

	INCH		MILLIMETER				INCH	MILLIMETER	
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX
AA	.148	.152	3.76	3.86	bb	.457	.463	11.61	11.76
A1	003	.003	-0.08	0.08	c1	.007	.011	0.18	0.28
DD	1.267	1.273	32.18	32.33	е	.27	70 BSC	6.86 BSC	
D1	1.180		29.97		e1	.116	.124	2.95	3.15
Е	.563	.575	14.30	14.61	Θ	0.	8.	0.	8.
E1	.390	.394	9.91	10.01	aaa		.004	0.10	
E2	.306		7.77		bbb		.006	0.15	
E3	.383	.387	9.73	9.83	ccc		.010	0.25	
L	.034	.046	0.86	1.17					
L1	.010 BSC		0.25 BSC						
			_						
© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED				MECHANICAL OUTL		TLINE PRINT VERSION NOT TO SCALE			
TITLE:						DOCUMENT NO: 98ASA00818D REV: B			
OM-1230G-4L						STANDARD: NON-JEDEC			
						SOT1824-1 18 FEB 2016			

#### PRODUCT DOCUMENTATION, SOFTWARE AND TOOLS

Refer to the following resources to aid your design process.

#### **Application Notes**

- · AN1907: Solder Reflow Attach Method for High Power RF Devices in Over-Molded Plastic Packages
- · AN1955: Thermal Measurement Methodology of RF Power Amplifiers

#### **Engineering Bulletins**

• EB212: Using Data Sheet Impedances for RF LDMOS Devices

#### **Software**

- Electromigration MTTF Calculator
- RF High Power Model
- · .s2p File

#### **Development Tools**

· Printed Circuit Boards

#### To Download Resources Specific to a Given Part Number:

- 1. Go to <a href="http://www.nxp.com/RF">http://www.nxp.com/RF</a>
- 2. Search by part number
- 3. Click part number link
- 4. Choose the desired resource from the drop down menu

#### **REVISION HISTORY**

The following table summarizes revisions to this document.

Revision	Date	Description
0	Apr. 2018	Initial release of data sheet

#### How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: <a href="https://nxp.com/SalesTermsandConditions">nxp.com/SalesTermsandConditions</a>.

NXP and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. © 2018 NXP B.V.



Document Number: MRFX1K80N

Rev. 0, 04/2018