Document Number: MC35XS3500

Rev. 8.0, 8/2013

# Smart Rear Corner Light Switch (Penta 35 mOhm)

The 35XS3500 is designed for low-voltage automotive and industrial lighting applications. Its five low  $R_{DS(ON)}$  MOSFETs (five 35 m $\Omega$ ) can control the high sides of five separate resistive loads (bulbs and LEDs).

Programming, control and diagnostics are accomplished using a 16-bit SPI interface (3.3 V or 5.0 V). Each output has its own pulsewidth modulation (PWM) control via the SPI. The 35XS3500 has highly sophisticated failure mode handling to provide high availability of the outputs. Its multiphase control and output edge shaping improves electromagnetic compatibility (EMC) behavior.


The 35XS3500 is packaged in a power-enhanced 12 x 12 mm nonleaded PQFN package with exposed tabs.

#### **Features**

- Penta 35 m $\Omega$  high side switches
- 16-bit SPI communication interface with daisy chain capability
- Current sense output with SPI-programmable multiplex switch and board temperature feedback
- Digital diagnosis feature
- PWM module with multiphase feature including prescaler
- LEDs control including accurate current sensing and low dutycycle capability
- Fully protected switches
- Over-current shutdown detection
- Power net and reverse polarity protection
- Low-power mode
- Fail-safe mode functions including autorestart feature
- External smart power switch control including current recopy

# 35XS3500

#### **HIGH SIDE SWITCH**



ORDERING INFORMATION					
Device (For Tape and Reel, Add R2 Suffix)	Temperature Range (T <sub>A</sub> )	Package			
MC35XS3500HFK	-40 to 125 °C	24 PQFN			
* MC35XS3500DHFK	-40 to 125 C	24 FQIN			

<sup>\*</sup> Recommended for all new designs




Figure 1. 35XS3500 Simplified Application Diagram

Freescale Semiconductor, Inc. reserves the right to change the detail specifications, as may be required, to permit improvements in the design of its products.

© Freescale Semiconductor, Inc., 2010-2013. All rights reserved.





# **DEVICE VARIATIONS**

# Table 1. MC35XS3500 Device Variations

Part Number	Package	Temp.	Comment
MC35XS3500HFK			Initial release
MC35XS3500DHFK 24 PQFN -40 to 125 °		-40 to 125 C	D version is more robust against V <sub>BAT</sub> interrupt



# INTERNAL BLOCK DIAGRAM




Figure 2. 35XS3500 Simplified Internal Block Diagram



# **PIN CONNECTIONS**




Figure 3. 35XS3500 Pin Connections (Transparent Package Top View)

## Table 2. 35XS3500 Pin Definitions

Functional descriptions these pins can be found in the Functional Description section beginning on page 20.

Pin	Pin Name	Pin Function	Formal Name	Definition
1	FETIN	Input	External FET Input	This pin is the current sense recopy of the external MOSFET.
2	IGN	Input	Ignition Input (Active High)	This input wakes the device. It also controls outputs 1 and 2 in case of Fail mode activation. This pin has a passive internal pull-down.
3	RST	Input	Reset	This input wakes the device. It is also used to initialize the device configuration and fault registers through the SPI. This pin has a passive internal pull-down.
4	FLASHER	Input	Flasher Input (Active High)	This input wakes the device. This pin has a passive internal pull-down.
5	CLOCK	Input	Clock Input	This pin state depends on RST logic level.
				As long as $\overline{\text{RST}}$ input pin is set to logic [0], this pin is pulled up in order to report wake event. Otherwise, the PWM frequency and timing are generated from this digital clock input by the PWM module.
				This pin has a passive internal pull-down.
6	LIMP	Input	Limp Home Input (Active High)	The Fail mode can be activated by this digital input. This pin has an active internal pull-down current source.
7	STOP	Input	Stop Light Input (Active High)	This input wakes the device. This pin has a passive internal pull-down.
8	CS	Input	Chip Select (Active Low)	When this signal is high, SPI signals are ignored. Asserting this pin low starts a SPI transaction. The transaction is signaled as completed when this signal returns high. This pin has a passive internal pull-up resistance.
9	SCLK	Input	SPI Clock Input	This input pin is connected to the master microcontroller providing the required bit shift clock for SPI communication. This pin has a passive internal pull-down resistance.



# Table 2. 35XS3500 Pin Definitions (continued)

Functional descriptions these pins can be found in the Functional Description section beginning on page 20.

Pin	Pin Name	Pin Function	Formal Name	Definition
10	SI	Input	Master-Out Slave-In	This data input is sampled on the positive edge of the SCLK. This pin has a passive internal pull-down resistance.
11	VCC	Input	Logic Supply	SPI Logic power supply.
12	SO	Output	Master-In Slave-Out	SPI data sent to the MCU by this $\underline{\text{pin.}}$ . This data output changes on the negative edge of SCLK, and when $\overline{\text{CS}}$ is high. This $\underline{\text{pin}}$ is high-impedance.
13	FETOUT	Output	External FET Gate	This pin controls an external SMART MOSFET by logic level. This output called OUT6.  If OUT6 is not used in the application, this output pin is set to logic high when the current sense output becomes valid when CSNS sync SPI bit is set to logic [1].
14, 17, 23	GND	Ground	Ground	This pin is the ground for the logic and analog circuitry of the device. (1)
15	VBAT	Input	Battery Input	Power supply pin.
16	CP	Output	Charge Pump	This pin is the connection for an external tank capacitor (for internal use only).
18 19 20 21 22	OUT5 OUT4 OUT3 OUT2 OUT1	Output Output Output Output Output	Output 5 Output 4 Output 3 Output 2 Output 1	Protected 35 m $\Omega$ high side power output to the load.
24	CSNS	Output	Current Sense Output	This pin is used to output a current proportional to OUT1:OUT5, FETin current, and it is used externally to generate a ground-referenced voltage for the microcontroller to monitor output current. Moreover, this pin can report a voltage proportional to the temperature on the GND flag. OUT1:OUT5, FETin current sensing and Temperature feedback choice is SPI programmable.

#### Notes

1. The pins 14, 17, and 23 must be shorted on the board.



## **ELECTRICAL CHARACTERISTICS**

## **MAXIMUM RATINGS**

#### **Table 3. Maximum Ratings**

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Rating	Symbol	Value	Unit
ELECTRICAL RATINGS	<u>_</u>		
Over-voltage Test Range Maximum Operation Voltage Load Dump (400 ms) at 25 °C	V <sub>BAT</sub>	28 40	V
Reverse Polarity Voltage Range 2.0 Min at 25 °C	V <sub>BAT</sub>	-18	V
VCC Supply Voltage	V <sub>CC</sub>	-0.3 to 5.5	V
Output Voltage Positive Negative (ground disconnected)	V <sub>OUT</sub>	40 -16	V
Digital Input Current in Clamping Mode (SI, SCLK, $\overline{\text{CS}}$ , IGN, FLASHER, STOP, LIMP)	I <sub>IN</sub>	±1.0	mA
FETIN Input Current	I <sub>FETIN</sub>	+10 -1.0	mA
SO and FETOUT Output Voltage	V <sub>SO</sub>	-0.3 to V <sub>CC</sub> +0.3	V
Outputs clamp energy using single pulse method (L = 2.0 mH; R = 0 $\Omega$ ; VBAT = 14 V at 150 °C initial)	E	30	mJ
ESD Voltage <sup>(2)</sup> Human Body Model (HBM) OUT[1:5], VPWR, and GND Charge Device Model (CDM) Corner Pins (1,13,19,21) All Other Pins (2-12, 14-18, 20, 22-24)	V <sub>ESD</sub>	±2000 ±8000 ±750 ±500	V
THERMAL RATINGS			
Operating Temperature Ambient Junction	T <sub>A</sub>	-40 to 125 -40 to 150	°C
Peak Package Reflow Temperature During Reflow <sup>(3), (4)</sup>	T <sub>PPRT</sub>	Note 4	°C
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
THERMAL RESISTANCE	<u> </u>		II.
Thermal Resistance, Junction to Case <sup>(5)</sup>	$R_{ heta JC}$	1.0	°C/V
L.			

#### Notes

- 2. ESD testing is performed in accordance with the Human Body Model (HBM) (C<sub>ZAP</sub> = 100 pF, R<sub>ZAP</sub> = 1500 Ω) and the Charge Device Model
- 3. Pin soldering temperature limit is for 40 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- 4. Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.
- 5. Typical value is guaranteed per design.



## STATIC ELECTRICAL CHARACTERISTICS

## **Table 4. Static Electrical Characteristics**

Characteristics noted under conditions 3.0 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V, 7.0 V  $\leq$  V<sub>BAT</sub>  $\leq$  20 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER INPUT (VBAT, VCC)					
Battery Supply Voltage Range	$V_{BAT}$				V
Full Performance and Short-circuit		7.0	-	20	
Extended Voltage Range <sup>(6)</sup>		6.0	_	28	
Battery Supply Under-voltage (UV flag is set ON)	V <sub>BATUV</sub>	5.0	5.5	6.0	V
Battery Voltage Clamp (OV flag is set ON)	V <sub>BATCLAMP_OV</sub>	27.5	30	32.5	V
Battery Voltage Clamp	V <sub>BATCLAMP</sub>	40	_	48	V
Battery Supply Power on Reset <sup>(9)</sup>					V
If $V_{BAT}$ < 5.5 V, $V_{BAT}$ = $V_{CC}$	V <sub>BATPOR1</sub>	2.0	_	3.0	
If $V_{BAT} < 5.5 V$ , $V_{BAT} = 0$	V <sub>BATPOR2</sub>	2.0	_	4.0	
VBAT Supply Current at 25 °C and V <sub>BAT</sub> =12 V and V <sub>CC</sub> = 5.0 V					
Sleep State Current, Outputs Open	I <sub>BATSLEEP1</sub>	_	0.5	5.0	μА
Sleep State Current, Outputs Grounded	I <sub>BATSLEEP2</sub>	-	0.5	5.0	μΑ
Normal Mode, IGN = 5.0 V, RST = 5.0 V, Outputs Open	I <sub>BAT</sub>	_	10	20	mA
Digital Voltage Range, Full Performance	V <sub>CC</sub>	3.0	_	5.5	V
Digital Supply Under-voltage (V <sub>CC</sub> Failure)	V <sub>CCUV</sub>	2.2	2.5	2.8	V
Sleep Current Consumption on V <sub>CC</sub> at 25 °C and V <sub>BAT</sub> = 12 V	I <sub>CCSLEEP</sub>				μА
Output OFF		_	0.2	5.0	
Supply Current Consumption on V <sub>CC</sub> and V <sub>BAT</sub> = 12 V	I <sub>CC</sub>				mA
No SPI		_	_	2.6	
3.0 MHz SPI Communication			_	5.0	

# LOGIC INPUT/OUTPUT (IGN, CS, CSNS, SI, SCLK, CLOCK, SO, FLASHER, RST, LIMP, STOP)

Input High Logic Level <sup>(7)</sup>	V <sub>IH</sub>	2.0	_	_	V
Input Low Logic Level <sup>(7)</sup>	V <sub>IL</sub>	_	-	0.8	V
Ignition Threshold Level (IGN, FLASHER, STOP and $\overline{RST}$ )	V <sub>IGNTH</sub>	1.0		2.2	V
Input Clamp Voltage (IGN, FLASHER, LIMP, STOP, CS, SCLK, SI, RST) I = 1.0 mA	V <sub>CL_POS</sub>	7.5	_	13	٧
Input Forward Voltage (IGN, FLASHER, LIMP, STOP, $\overline{\text{CS}}$ , SCLK, SI, $\overline{\text{RST}}$ ) I = 1.0 mA	V <sub>CL_NEG</sub>	-2.0	_	-0.3	٧
Input Passive Pull-up Resistance on CS pin <sup>(8)</sup>	R <sub>UP</sub>	100	200	400	kΩ
Input Passive Pull-down Resistance on SI, SCLK, FLASHER, IGN, FOG, CLOCK, LIMP and RST pins <sup>(8)</sup>	R <sub>DWN</sub>	100	200	500	kΩ
SO High-state Output Voltage I <sub>OH</sub> = 1.0 mA	V <sub>SOH</sub>	0.8	0.95	_	V <sub>CC</sub>
CLOCK Output Voltage reporting wake-up event (I <sub>CLOCK</sub> =1.0 mA)	V <sub>CLOCKH</sub>	0.8	0.95	_	V <sub>CC</sub>

#### Notes

- 6. In extended mode, the functionality is guaranteed but not the electrical parameters.
- 7. Valid for RST, SI, SCLK, CLOCK, FLASHER, STOP, and LIMP pins.
- 8. Valid for the following input voltage range: VCC = -0.3 to +0.3 V.
- 9. Please refer to Loss of VBAT section for more details.



Characteristics noted under conditions 3.0 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V, 7.0 V  $\leq$  V<sub>BAT</sub>  $\leq$  20 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
LOGIC INPUT/OUTPUT (IGN, CS, CSNS, SI, SCLK, CLOCK, SO, FLASHEI	R, RST, LIMP, ST	OP) (CONTI	NUED)		•
SO Low-state Output Voltage	V <sub>SOL</sub>				V
I <sub>OL</sub> = -1.6 mA		-	0.2	0.4	
SO Tri-state Leakage Current	I <sub>SOLEAK</sub>				μА
CS ≥ 0.7 V <sub>CC</sub>		-1.0	0.0	1.0	
CSNS Tri-state Leakage Current	I <sub>CSNSLEAK</sub>				μА
VCC = 5.5 V, CSNS = 4.5 V		-5.0	0.0	1.0	
VCC = 5.0 V, CSNS = 5.5 V		-10	0.0	1.0	
VCC = 5.0 V, CSNS = 3.0 V		-1.0	0.0	1.0	
Current Sense Output Clamp Voltage	V <sub>CSNS</sub>	5.0	6.0	7.0	V
I <sub>CSNS</sub> < 10.0 mA					
OUTPUT (OUT 1:5)		1	•	•	
Output Leakage Current in OFF state	I <sub>OUTLEAK</sub>				μА
Sleep mode, Outputs Grounded		_	0	2.0	
Normal mode, Outputs Grounded		_	20	25	
Output Negative Clamp Voltage	V <sub>OUT</sub>				V
I <sub>OUT</sub> = -500 mA, Outputs OFF		-22	_	-16	
Current Sense Output Precision <sup>(10)</sup>	δl <sub>CS</sub> /l <sub>CS</sub>				%
Full-Scale Range (FSR) for LED Control bit = 0					
0.75 FSR		-14	-	14	
0.50 FSR		-15	-	15	
0.25 FSR		-17 -22	_	17 22	
0.10 FSR Full-Scale Range (FSR) for LED Control bit = 1		-22		22	
0.187 FSR = 0.75 FSR <sub>I FD</sub>		-13	_	13	
0.125 FSR = 0.50 FSR <sub>LED</sub>		-13	_	13	
0.062 FSR = 0.25 FSR <sub>LED</sub>		-20	_	20	
0.025 FSR = 0.10 FSR <sub>LED</sub>		-30	-	30	
Current Sense Output Precision					%
Over-temperature Range [-40;125 °C], V <sub>BAT</sub> Range [10 V-16 V] and FSR		-6.0	-	6.0	
Range [25%-100%], calculated with one calibration point (Taken at 25 °C,					
VBAT = 13.5 V and 50% FSR) <sup>(12)</sup>					
Current Sense Output Precision with one calibration point (50% FSR <sub>LED</sub> ,		-6.0	_	6.0	%
$V_{BAT} = 13.5 \text{ at } 25  ^{\circ}\text{C}^{(12)}$					
Temperature Drift of Current Sense Output <sup>(11)</sup>	ΔI <sub>CS</sub> /ΔΤ				ppm/
V <sub>BAT</sub> = 13.5 V, I <sub>OUT</sub> = 2.8 A reference taken at T <sub>A</sub> = 25 °C		_	±280	±400	°C

# Notes

- 10. 10 V <  $V_{BAT}$  < 16 V. ( $\delta I_{CS}/I_{CS}$  = (measured  $I_{CS}$  targeted  $I_{CS}$ )/ targeted  $I_{CS}$  with targeted  $I_{CS}$  = 5.0 mA
- 11. Based on statistical data. Not production tested.  $\Delta I_{CS}/\Delta T = [(measured at I_{CS} at T_1 measured at I_{CS} at T_2) measured at I_{CS} at room]/(T_1 T_2)$
- 12. Based on statistical analysis covering 99.74% of parts.



Characteristics noted under conditions 3.0 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V, 7.0 V  $\leq$  V<sub>BAT</sub>  $\leq$  20 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
OUTPUT (OUT 1:5) (CONTINUED)					
Minimum Output Current Reported in CSNS for OUT[1-5] <sup>(13)</sup> 10 V $\leq$ VBAT $\leq$ 16 V	I <sub>35MIN(CSNS)</sub>	65	_	_	mA
Minimum Output Current Reported in CSNS for OUT[1-5] in LED Mode $^{(13)}$ 10 V $\leq$ VBAT $\leq$ 16 V	I <sub>35MIN</sub> (CSNS) LED	40	_	_	mA
Over-temperature Shutdown	T <sub>OTS</sub>	155	175	195	°C
Thermal Prewarning <sup>(14)</sup>	T <sub>OTSWARN</sub>	110	125	140	°C
Output Voltage Threshold	V <sub>OUT_TH</sub>	0.475	0.5	0.525	$V_{BAT}$
TAIL LIGHT (OUT1)					
Output Drain-to-Source ON Resistance ( $I_{OUT}$ = 2.8 A, $T_A$ = 25 °C) $V_{BAT}$ = 13.5 V $V_{BAT}$ = 7.0 V	R <sub>DS(ON)</sub>	-		35 55	mΩ
Output Drain-to-Source ON Resistance ( $I_{OUT}$ = 2.8 A, $V_{BAT}$ = 13.5 V, $T_A$ = 150 °C) <sup>(14)</sup>	R <sub>DS(ON)</sub>	_	-	59.5	mΩ
Reverse Output ON Resistance ( $I_{OUT}$ = -2.8 A, $V_{BAT}$ = -12 V, $T_A$ = 25 °C) <sup>(15)</sup>	R <sub>SD(ON)</sub>	-	-	70	mΩ
TAIL LIGHT (OUT1)			I.		I
Output Drain-to-Source ON Resistance ( $I_{OUT}$ = 1.5 A, $T_A$ = 25 °C) for LED Control = 1 $V_{BAT}$ = 13.5 V $V_{BAT}$ = 7.0 V	R <sub>DS(ON)25_LED</sub>	- -	- -	70 110	mΩ
Output Drain-to-Source ON Resistance ( $I_{OUT} = 1.5 \text{ A}$ , $V_{BAT} = 13.5 \text{ V}$ , $T_A = 150 ^{\circ}\text{C}$ ) for LED Control = 1	R <sub>DS(ON)150_LED</sub>	-	-	119	mΩ
High Over-current Shutdown Threshold 1 $V_{BAT} = 16 \text{ V}, T_A = -40 \text{ °C}$ $V_{BAT} = 16 \text{ V}, T_A = 25 \text{ °C}$ $V_{BAT} = 16 \text{ V}, T_A = 125 \text{ °C}$	Іосні1	28.0 30.2 29.4 28.3	35.0 36.0 35.0 33.8	43.5 41.8 40.6 39.3	A
High Over-current Shutdown Threshold 2	I <sub>OCHI2</sub>	12.3	15.4	18.5	Α
Low Over-current Shutdown Threshold	I <sub>OCLO</sub>	5.7	7.2	8.9	Α
Open Load Current Threshold in ON State <sup>(16)</sup>	I <sub>OL</sub>	0.05	0.2	0.5	Α
Open Load Current Threshold in ON State with LED <sup>(17)</sup> $V_{OL} = V_{BAT} - 0.5 \text{ V}$	I <sub>OLLED</sub>	4.0	10	20	mA
Current Sense Full-scale Range <sup>(18)</sup>	I <sub>CS FSR</sub>	_	6.0	_	Α

## Notes

- 13. Output current value computed after leakage current removal (open load condition)
- 14. Parameter guaranteed by design; however it is not production tested.
- Source-to-Drain ON Resistance (Reverse Drain-to-Source ON Resistance) with negative polarity V<sub>BAT</sub>.
- 16. OLLED1, bit D0 in SI data is set to [0]
- 17. OLLED1, bit D0 in SI data is set to [1]
- 18. For a typical value of I<sub>CS FSR,</sub> I<sub>CSNS</sub> = 5.0 mA. If the range is exceeded, no current clamp and the precision is not guaranteed.



Characteristics noted under conditions 3.0 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V, 7.0 V  $\leq$  V<sub>BAT</sub>  $\leq$  20 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
TAIL LIGHT (OUT1) (CONTINUED)					
Current Sense Full-scale Range (19) depending on LED Control = 1	I <sub>CS FSR_LED</sub>	-	1.6	_	Α
Severe Short-circuit Impedance Range (19)	R <sub>SC1(OUT1)</sub>	350	_	_	mΩ
LICENSE LIGHT (OUT2)					•
Output Drain-to-Source ON Resistance (I <sub>OUT</sub> = 2.8 A, T <sub>A</sub> = 25 °C)  V <sub>BAT</sub> = 13.5 V	R <sub>DS(ON)</sub>	-	-	35 55	mΩ
$V_{BAT}$ = 7.0 V  Output Drain-to-Source ON Resistance (I <sub>OUT</sub> = -2.8 A, V <sub>BAT</sub> = -13.5 V, T <sub>A</sub> = 25 °C) <sup>(20)</sup>	R <sub>DS(ON)</sub>		_	59.5	mΩ
Reverse Output ON Resistance ( $I_{OUT}$ = 2.8 A, $V_{BAT}$ = 12 V, $T_A$ = 150 °C) <sup>(21)</sup>	R <sub>SD(ON)</sub>	-	-	70	mΩ
Output Drain-to-Source ON Resistance ( $I_{OUT}$ =1.5 A, $T_{A}$ = 25 °C) for LED Control = 1 $V_{BAT}$ = 13.5 V $V_{BAT}$ = 7.0 V	R <sub>DS(ON)25_LED</sub>	- -	-	70 110	mΩ
Output Drain-to-Source ON Resistance ( $I_{OUT} = 1.5 \text{ A}$ , $V_{BAT} = 13.5 \text{ V}$ , $T_A = 150 ^{\circ}\text{C}$ ) for LED Control = 1	R <sub>DS(ON)150_LED</sub>	-	_	119	mΩ
High Over-current Shutdown Threshold 1 $V_{BAT} = 16 \text{ V}, T_A = -40 \text{ °C}$ $V_{BAT} = 16 \text{ V}, T_A = 25 \text{ °C}$ $V_{BAT} = 16 \text{ V}, T_A = 125 \text{ °C}$	I <sub>OCHI1</sub>	28.0 30.2 29.4 28.3	35.0 36.0 35.0 33.8	43.5 41.8 40.6 39.3	А
High Over-current Shutdown Threshold 2	I <sub>OCHI2</sub>	12.3	15.4	18.5	Α
Low Over-current Shutdown Threshold	locto	5.7	7.2	8.9	Α
Open Load Current Threshold in ON State <sup>(22)</sup>	I <sub>OL</sub>	0.05	0.2	0.5	Α
Open Load Current Threshold in ON State with LED <sup>(23)</sup> $V_{OL} = V_{BAT} - 0.5 \text{ V}$	I <sub>OLLED</sub>	4.0	10	20	mA
Current Sense Full-Scale Range <sup>(24)</sup>	I <sub>CS FSR</sub>	_	6.0	_	Α
Current Sense Full-Scale Range <sup>(20)</sup> depending on LED Control = 1	I <sub>CS FSR_LED</sub>	-	1.6	_	Α
Severe short-circuit impedance range <sup>(20)</sup>	R <sub>SC1(OUT2)</sub>	350	_	-	mΩ

## Notes

- 19. Output current value computed after leakage current removal (open load condition)
- 20. Parameter guaranteed by design; however, it is not production tested.
- 21. Source-to-Drain ON Resistance (Reverse Drain-to-Source ON Resistance) with negative polarity  $V_{BAT}$ .
- 22. OLLED2, bit D0 in SI data is set to [0]
- 23. OLLED2, bit D0 in SI data is set to [1]
- 24. For typical value of  $I_{CS\ FSR}$ ,  $I_{CSNS}$  = 5.0 mA. If the range is exceeded, no current clamp and the precision is not guaranteed.



Characteristics noted under conditions 3.0 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V, 7.0 V  $\leq$  V<sub>BAT</sub>  $\leq$  20 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
TAIL LIGHT (OUT3)					'
Output Drain-to-Source ON Resistance (I <sub>OUT</sub> = 2.8 A, T <sub>A</sub> = 25 °C)	R <sub>DS(ON)25</sub>				mΩ
V <sub>BAT</sub> = 13.5 V		_	_	35	
V <sub>BAT</sub> = 7.0 V		_	_	55	
Output Drain-to-Source ON Resistance (I <sub>OUT</sub> = 2.8 A, V <sub>BAT</sub> = 13.5 V,	R <sub>DS(ON)150</sub>				mΩ
$T_A = 150  ^{\circ}\text{C})^{(25)}$		-	-	59.5	
Reverse Source-to-Drain ON Resistance (I <sub>OUT</sub> = -2.8 A, V <sub>BAT</sub> = -12 V,	R <sub>SD(ON)25</sub>	_	_	70	mΩ
$T_A = 25  ^{\circ}\text{C})^{(26)}$					
Output Drain-to-Source ON Resistance (I <sub>OUT</sub> = 1.5 A, T <sub>A</sub> = 25 °C) for LED	R <sub>DS(ON)25_LED</sub>				mΩ
Control = 1		-	-	70	
$V_{BAT}$ = 13.5 V		-	_	110	
V <sub>BAT</sub> = 7.0 V					
Output Drain-to-Source ON Resistance ( $I_{OUT} = 1.5 \text{ A}$ , $V_{BAT} = 13.5 \text{ V}$ ,	R <sub>DS(ON)150_LED</sub>				mΩ
$T_A = 150 ^{\circ}\text{C}$ ) for LED Control = 1		_	_	119	
High Over Current Shutdown Threshold 1	I <sub>ОСНІ1</sub>	28.0	35.0	43.5	Α
$V_{BAT} = 16 \text{ V}, T_A = -40 ^{\circ}\text{C}$		30.2	36.0	41.8	
$V_{BAT} = 16 \text{ V}, T_A = 25 \text{ °C}$		29.4	35.0	40.6	
V <sub>BAT</sub> = 16 V, T <sub>A</sub> = 125 °C		28.3	33.8	39.3	
High Over-current Shutdown Threshold 2	I <sub>OCHI2</sub>	12.3	15.4	18.5	Α
Low Over-current Shutdown Threshold	l <sub>oclo</sub>	5.7	7.2	8.9	Α
Open Load Current Threshold in ON State <sup>(27)</sup>	I <sub>OL</sub>	0.05	0.2	0.5	Α
Open Load Current Threshold in ON State with LED <sup>(28)</sup>	I <sub>OLLED</sub>				mA
$V_{OL} = V_{BAT} - 0.5 V$		4.0	10	20	
Current Sense Full-scale Range <sup>(29)</sup>	I <sub>CS FSR</sub>	-	6.0	-	Α
Current Sense Full-scale Range <sup>(25)</sup> depending on LED Control = 1	I <sub>CS FSR_LED</sub>	_	1.6	-	Α
Severe short-circuit impedance range <sup>(25)</sup>	R <sub>SC1(OUT3)</sub>	350	_	-	mΩ

## Notes

- 25. Parameter guaranteed by design; however, it is not production tested.
- 26. Source-to-Drain ON Resistance (Reverse Drain-to-Source ON Resistance) with negative polarity V<sub>BAT</sub>.
- 27. OLLED3, bit D2 in SI data is set to [0]
- 28. OLLED3, bit D2 in SI data is set to [1]
- 29. For a typical value of I<sub>CS FSR,</sub> I<sub>CSNS</sub> = 5.0 mA. If the range is exceeded, no current clamp and the precision is not guaranteed.



Characteristics noted under conditions 3.0 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V, 7.0 V  $\leq$  V<sub>BAT</sub>  $\leq$  20 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
STOP LIGHT (OUT4)					1.
Output Drain-to-Source ON Resistance ( $I_{OUT}$ = 2.8 A, $T_{A}$ = 25 °C) $V_{BAT}$ = 13.5 V $V_{BAT}$ = 7.0 V	R <sub>DS(ON)25</sub>	- -	- -	35 55	mΩ
Output Drain-to-Source ON Resistance ( $I_{OUT}$ = 2.8 A, $V_{BAT}$ = 13.5 V, $T_A$ = 150 °C) <sup>(30)</sup>	R <sub>DS(ON)150</sub>	_	_	59.5	mΩ
Output Drain-to-Source ON Resistance ( $I_{OUT}$ = 1.5 A, $T_A$ = 25 °C) for LED Control = 1 $V_{BAT}$ = 13.5 V $V_{BAT}$ = 7.0 V	R <sub>DS(ON)25</sub> _LED	- -	- -	70 110	mΩ
Output Drain-to-Source ON Resistance ( $I_{OUT}$ =1.5 A, $V_{BAT}$ = 13.5 V, $T_A$ = 150 °C) for LED Control = 1	R <sub>DS(ON)150_LED</sub>	-	_	119	mΩ
Reverse Source-to-Drain ON Resistance ( $I_{OUT}$ = -2.8 A, $V_{BAT}$ = -12 V, $T_A$ = 25 °C) <sup>(31)</sup>	R <sub>DS(ON)25</sub>	-	-	70	mΩ
High Over-current Shutdown Threshold 1 $V_{BAT} = 16 \text{ V}, T_A = -40 \text{ °C}$ $V_{BAT} = 16 \text{ V}, T_A = 25 \text{ °C}$ $V_{BAT} = 16 \text{ V}, T_A = 125 \text{ °C}$	<sup>I</sup> осні1	28.0 30.2 29.4 28.3	35.0 36.0 35.0 33.8	43.5 41.8 40.6 39.3	A
High Over-current Shutdown Threshold 2	I <sub>OCHI2</sub>	12.3	15.4	18.5	Α
Low Over-current Shutdown Threshold	l <sub>oclo</sub>	5.7	7.2	8.9	Α
Open Load Current Threshold in ON State <sup>(32)</sup>	I <sub>OL</sub>	0.05	0.2	0.5	Α
Open Load Current Threshold in ON State with LED <sup>(33)</sup> $V_{OL} = V_{BAT} - 0.5 \text{ V}$	I <sub>OLLED</sub>	4.0	10	20	mA
Current Sense Full-scale Range <sup>(34)</sup>	I <sub>CS FSR</sub>	_	6.0	-	Α
Current Sense Full-scale Range <sup>(30)</sup> depending on LED Control = 1	I <sub>CS FSR_LED</sub>	-	1.6	-	Α
Severe Short-circuit Impedance Range <sup>(30)</sup>	R <sub>SC1(OUT4)</sub>	350			mΩ

## Notes

- 30. Parameter guaranteed by design; however, it is not production tested.
- 31. Source-to-Drain ON Resistance (Reverse Drain-to-Source ON Resistance) with negative polarity  $V_{BAT}$ .
- 32. OLLED3, bit D2 in SI data is set to [0]
- 33. OLLED3, bit D2 in SI data is set to [1]
- 34. For a typical value of I<sub>CS FSR,</sub> I<sub>CSNS</sub> = 5.0 mA. If the range is exceeded, no current clamp and the precision is not guaranteed.



Characteristics noted under conditions 3.0 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V, 7.0 V  $\leq$  V<sub>BAT</sub>  $\leq$  20 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
FLASHER (OUT5)					
Output Drain-to-Source ON Resistance (I <sub>OUT</sub> = 2.8 A, T <sub>A</sub> = 25 °C)	R <sub>DS(ON)25</sub>				mΩ
V <sub>BAT</sub> = 13.5 V		-	_	35	
V <sub>BAT</sub> = 7.0 V		-	_	55	
Output Drain-to-Source ON Resistance ( $I_{OUT}$ = 2.8 A, $V_{BAT}$ = 13.5 V, $T_A$ = 150 °C) <sup>(35)</sup>	R <sub>DS(ON)150</sub>	_	_	59.5	mΩ
Reverse Source-to-Drain ON Resistance ( $I_{OUT}$ = -2.8 A, $V_{BAT}$ = -12 V, $T_A$ = 25 °C) <sup>(36)</sup>	R <sub>SD(ON)25</sub>	-	_	70	mΩ
Output Drain-to-Source ON Resistance (I <sub>OUT</sub> =1.5 A, T <sub>A</sub> = 25 °C) for LED Control = 1	R <sub>DS(ON)25_LED</sub>				mΩ
V <sub>BAT</sub> = 13.5 V		-	_	70	
V <sub>BAT</sub> = 7.0 V		_	_	110	
Output Drain-to-Source ON Resistance (I <sub>OUT</sub> = 1.5 A, V <sub>BAT</sub> = 13.5 V,	R <sub>DS(ON)150_LED</sub>				mΩ
T <sub>A</sub> = 150 °C) for LED Control = 1		-	_	119	
High Over-current Shutdown Threshold 1	I <sub>OCHI1</sub>	28.0	35.0	43.5	Α
$V_{BAT} = 16 \text{ V}, T_A = -40 ^{\circ}\text{C}$		30.2	36.0	41.8	
$V_{BAT} = 16 \text{ V}, T_A = 25 ^{\circ}\text{C}$		29.4	35.0	40.6	
V <sub>BAT</sub> = 16 V, T <sub>A</sub> = 125 °C		28.3	33.8	39.3	
High Over-current Shutdown Threshold 2	I <sub>OCHI2</sub>	12.3	15.4	18.5	Α
Low Over-current Shutdown Threshold	I <sub>OCLO</sub>	5.7	7.2	8.9	Α
Open Load Current Threshold in ON State <sup>(37)</sup>	I <sub>OL</sub>	0.05	0.2	0.5	Α
Open Load Current Threshold in ON State with LED <sup>(38)</sup>	I <sub>OLLED</sub>				mA
$V_{OL} = V_{BAT} - 0.5 V$		4.0	10	20	
Current Sense Full-scale Range <sup>(39)</sup>	I <sub>CS FSR</sub>	_	6.0	-	Α
Current Sense Full-scale Range <sup>(35)</sup> depending on LED Control = 1	I <sub>CS FSR_LED</sub>	-	1.6	_	Α
Severe Short-circuit Impedance Range <sup>(35)</sup>	R <sub>SC1(OUT5)</sub>	350	_	_	mΩ

#### Notes

- 35. Parameter guaranteed by design; however, it is not production tested.
- 36. Source-to-Drain ON Resistance (Reverse Drain-to-Source ON Resistance) with negative polarity  $V_{BAT}$ .
- 37. OLLED3, bit D2 in SI data is set to [0]
- 38. OLLED3, bit D2 in SI data is set to [1]
- 39. For a typical value of  $I_{CS FSR}$ ,  $I_{CSNS} = 5.0$  mA. If the range is exceeded, no current clamp and the precision is not guaranteed.



 $Characteristics \ noted \ under \ conditions \ 3.0 \ \ V \leq V_{CC} \leq 5.5 \ \ V, \ 7.0 \ \ V \leq V_{BAT} \leq 20 \ \ V, \ -40 \ \ ^{\circ}C \leq T_{A} \leq 125 \ \ ^{\circ}C, \ unless \ otherwise \ noted.$ Typical values noted reflect the approximate parameter mean at  $T_A$  = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
SPARE (FETOUT, FETIN)					
FETOUT Output High Level at I = 1.0 mA	V <sub>H MAX</sub>	0.8	_	_	V <sub>CC</sub>
FETOUT Output Low Level at I = 1.0 mA	V <sub>H MIN</sub>	-	0.2	0.4	V
FETIN Input Full Scale Range Current	I <sub>FETIN</sub>	-	5.0	-	mA
FETIN Input Clamp Voltage	V <sub>CLIN</sub>	5.3	-	7.0	V
Drop Voltage between FETIN and CSNS for MUX[2:0] = 110 I <sub>FETIN</sub> = 5 mA, 5.5 V > CSNS > 0.0 V	V <sub>DRIN</sub>	0.0	_	0.4	V
FETIN Leakage Current when external current switch sense is enabled 4.5 V > V <sub>FETIN</sub> > 0 V, 5.5 V > VCC > 4.5 V, CSNS open 3.0 V > V <sub>FETIN</sub> > 0 V, 4.5 V > VCC > 0, CSNS open	I <sub>FETINLEAK</sub>	-1.0 -1.0	_ _	5.0 1.0	μА
TEMPERATURE OF GND FLAG					
Analog Temperature Feedback at T <sub>A</sub> = 25 °C with 5.0 k $\Omega$ > R <sub>CSNS</sub> > 500 $\Omega$	V <sub>T_FEED</sub>	920	1025	1140	mV
Analog Temperature Feedback Derating with 5.0 k $\Omega$ > R <sub>CSNS</sub> > 500 $\Omega^{(40)}$	V <sub>DT_FEED</sub>	10.9	11.3	11.7	mV/ °C
Analog Temperature Feedback Precision <sup>(40)</sup>	V <sub>DT_ACC</sub>	-15	-	15	°C
Analog Temperature Feedback Precision with calibration point at 25 °C <sup>(40)</sup>	V <sub>DT_ACC_CAL</sub>	-5.0	-	5.0	°C

#### Notes

<sup>40.</sup> Parameter guaranteed by design; however, it is not production tested.



# **DYNAMIC ELECTRICAL CHARACTERISTICS**

# **Table 5. Dynamic Electrical Characteristics**

Characteristics noted under conditions 4.5 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V, 7.0 V  $\leq$  V<sub>BAT</sub>  $\leq$  20 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER OUTPUTS TIMING (OUT1:5)					•
Current Sense Valid Time on resistive load only <sup>(41)</sup>	t <sub>CSNS(VAL)</sub>				μS
SR bit = 0		_	90	150	
SR bit = 1		_	45	75	
Current Sense Synchronization Time on FETOUT	t <sub>CSNS(SYNC)</sub>				μS
SR bit = 0		_	130	185	
SR bit = 1		_	70	110	
Current Sense Settling Time on resistive load only <sup>(41)</sup>	t <sub>CSNS(SET)</sub>	-	10	30	μS
Driver Output Positive Slew Rate (30% to 70% at V <sub>BAT</sub> = 14 V)	SR <sub>R</sub>				V/μs
SR bit = 0, I <sub>OUT</sub> = 2.8 A		0.10	0.25	0.56	
SR bit = 1, I <sub>OUT</sub> = 0.7 A		0.20	0.40	0.80	
Driver Output Negative Slew Rate (70% to 30% at V <sub>BAT</sub> = 14 V)	SR <sub>F</sub>				V/µs
SR bit = 0, I <sub>OUT</sub> = 2.8 A		0.10	0.25	0.56	
SR bit = 1, I <sub>OUT</sub> = 0.7 A		0.20	0.40	0.80	
Driver Output Matching Slew Rate $(SR_R/SR_F)(70\% \text{ to } 30\% \text{ at } V_{BAT} = 14 \text{ V}$	ΔSR				
at 25 °C)		0.8	1.0	1.2	
Driver Output Turn-ON Delay (SPI ON Command [No PWM, $\overline{\text{CS}}$ Positive Edge] to Output = 50% $V_{\text{BAT}}$ at $V_{\text{BAT}}$ = 14 V)	t <sub>DLYON</sub>				μS
SR bit = 0, I <sub>OUT</sub> = 2.8 A		50	-	120	
SR bit = 1, I <sub>OUT</sub> = 0.7 A		25	-	65	
Driver Output Turn-OFF Delay (SPI OFF command $\overline{[CS]}$ Positive Edge] to Output = 50% $V_{BAT}$ at $V_{BAT}$ = 14 V)	t <sub>DLYOFF</sub>				μS
SR bit = 0, I <sub>OUT</sub> = 2.8 A		50	-	120	
SR bit = 1, I <sub>OUT</sub> = 0.7 A		25	-	65	
Driver Output Matching Time ( $t_{DLY(ON)}$ - $t_{DLY(OFF)}$ ) at Output = 50% $V_{BAT}$ with $V_{BAT}$ = 14 V, $f_{PWM}$ = 240 Hz, $\delta_{PWM}$ = 50%, at 25 °C	Δt <sub>RF</sub>				μS
SR bit = 0, I <sub>OUT</sub> = 2.8 A for OUT1/2/3/4/5		-40	_	20	
SR bit = 1, I <sub>OUT</sub> = 0.7 A for OUT1/2/3/4/5		-23	_	7.0	

## Notes

41. Not production tested.



Characteristics noted under conditions 4.5 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V, 7.0 V  $\leq$  V<sub>BAT</sub>  $\leq$  20 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
PWM MODULE					
Nominal PWM Frequency Range <sup>(44)</sup>	f <sub>PWM</sub>	30	_	400	Hz
Clock Input Frequency Range	f <sub>CLK</sub>	7.68	_	51.2	kHz
Output PWM Duty Cycle maximum range for 11 V <v<sub>BAT&lt;18 V<sup>(42), (44)</sup></v<sub>	PWM_MAX	4.0	_	96	%
Output PWM Duty Cycle linear range for 11 V <v<sub>BAT&lt;18 V<sup>(43), (44)</sup></v<sub>	PWM_LIN	5.5	_	96	%
Output PWM Duty Cycle range for full diagnostic for 11 V <vbat<18 v<sup="">(45) 200 Hz Output PWM frequency 400 Hz Output PWM frequency</vbat<18>	PWM_DIAG	5.5 11	_ _	96 90	%
WATCHDOG TIMING			l	1	.1
Watchdog Timeout (SPI Failure)	t <sub>WDTO</sub>	50	75	100	ms
I/O PLAUSIBILITY CHECK TIMING					
Fault Shutdown Delay Time (from Over-temperature or OCHI1 or OHCI2 or OCLO Fault Detection to Output = 50% V <sub>BAT</sub> without round shaping feature for turn off)	t <sub>SD</sub>	-	7.0	30	μS
Under-voltage Deglitch Time <sup>(46)</sup>	t <sub>UV</sub>	0.8	1.25	2.0	μS
High Over-current Threshold Time 1	t <sub>1</sub>	7.0	10	13.5	ms
High Over-current Threshold Time 2	t <sub>2</sub>	52.5	75	97.5	ms
Autorestart Period	t <sub>AUTORST</sub>	52.5	75	97.5	ms
Autorestart Over-current Shutdown Delay Time	t <sub>OCSH_AUTO</sub>	3.5	5.0	6.5	ms
Limp Home Input pin Deglicher Time	t <sub>LIMP</sub>	7.0	10.0	13.0	ms
Cyclic Open Load Detection Timing with LED <sup>(47)</sup>	t <sub>OLLED</sub>	105	150	195	ms
Flasher Toggle Timeout	t <sub>FLASHER</sub>	1.4	2.3	3.0	S
Ignition Toggle Timeout	<sup>t</sup> IGNITION	1.4	2.3	3.0	S
Stop Toggle Timeout	t <sub>STOP</sub>	1.4	2.3	3.0	s
Clock Input Low Frequency Detection Range	f <sub>LCLK DET</sub>	1.0	2.0	4.0	kHz
Clock Input High Frequency Detection Range	f <sub>HCLK</sub> DET	100	200	400	kHz

### Notes

- 42. The PWM ratio is measured at V<sub>OUT</sub> = 50% of V<sub>BAT</sub> in nominal range of frequency. It is possible to put the device fully on (PWM duty cycle = 100%) and fully off (PWN duty cycle = 0%). Between 4%-96%, OCLO<sub>1,2</sub>, OCLO and open load are available in ON state. See Input Timing Switching Characteristics on page 18.
- 43. Linear range is defined by output duty cycle to SPI duty cycle configuration +/- LSB. For values outside the linear duty cycle range, a calibration curve is available.
- 44. Not production tested.
- 45. Full diagnostic corresponds to the availability of the following features: output current sensing, output status and openload detection. Not production tested.
- 46. This time is measured from the V<sub>BAT(UV)</sub> level to the fault reporting. Parameter guaranteed in testmode.
- 47. OLLEDn bit (where "n" corresponds to respective outputs 1 through 5) in SI data is set to logic [1]. Refer to Table 9. Serial Input Address and Configuration Bit Map.




Characteristics noted under conditions 4.5 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V, 7.0 V  $\leq$  V<sub>BAT</sub>  $\leq$  20 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
SPI INTERFACE CHARACTERISTICS					•
Maximum Frequency of SPI Operation	f <sub>SPI</sub>	-	_	3.0	MHz
Rising Edge of $\overline{\text{CS}}$ to Falling Edge of $\overline{\text{CS}}$ (Required Setup Time) <sup>(48)</sup>	t <sub>CS</sub>	-	_	1.0	us
Falling Edge of $\overline{\text{CS}}$ to Rising Edge of SCLK (Required Setup Time) <sup>(48)</sup>	t <sub>LEAD</sub>	-	-	500	ns
Required High State Duration of SCLK (Required Setup Time) <sup>(48)</sup>	twsclkh	-	-	167	ns
Required Low State Duration of SCLK (Required Setup Time) <sup>(48)</sup>	t <sub>WSCLKI</sub>	_	-	167	ns
Falling Edge of SCLK to Rising Edge of $\overline{\text{CS}}$ (Required Setup Time) <sup>(48)</sup>	t <sub>LAG</sub>	-	50	167	ns
SI to Falling Edge of SCLK (Required Setup Time) <sup>(49)</sup>	t <sub>SISU</sub>	-	25	83	ns
Falling Edge of SCLK to SI (Required Setup Time) <sup>(49)</sup>	t <sub>SIHOLD</sub>	-	25	83	ns
SO Rise Time C <sub>L</sub> = 80 pF	t <sub>RSO</sub>	_	25	50	ns
SO Fall Time C <sub>L</sub> = 80 pF	t <sub>FSO</sub>	_	25	50	ns
SI, $\overline{\text{CS}}$ , SCLK, Incoming Signal Rise Time <sup>(50)</sup>	t <sub>RSI</sub>	_	-	50	ns
SI, $\overline{\text{CS}}$ , SCLK, Incoming Signal Fall Time <sup>(50)</sup>	t <sub>FSI</sub>	-	_	50	ns
Time from Falling Edge of $\overline{\text{CS}}$ to SO Low-impedance <sup>(51)</sup>	t <sub>SO(EN)</sub>	_	_	145	ns
Time from Rising Edge of $\overline{\text{CS}}$ to SO High-impedance <sup>(52)</sup>	t <sub>SO(DIS)</sub>	-	65	145	ns

#### Notes

- 48. Maximum setup time required for the 35XS3500 is the minimum guaranteed time needed from the microcontroller.
- 49. Rise and Fall time of incoming SI, CS, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
- 50. Time required for output status data to be available for use at SO. 1.0 k $\Omega$  on pull-up on  $\overline{\text{CS}}$ .
- 51. Time required for output status data to be terminated at SO. 1.0 k $\Omega$  on pull-up on  $\overline{\text{CS}}$ .
- 52. Time required to obtain valid data out from SO following the rise of SCLK.



# **TIMING DIAGRAMS**




Figure 4. Input Timing Switching Characteristics




Figure 5. SCLK Waveform and Valid SO Data Delay Time






Figure 6. Output Slew Rate and Time Delays




Figure 7. Current Sensing Time Delays



## **FUNCTIONAL DESCRIPTION**

## INTRODUCTION

The 35XS3500 is designed for low-voltage automotive and industrial lighting applications. Its five low  $R_{DS(ON)}$  MOSFETs (five 35 m $\Omega$ ) can control the high sides of five separate

resistive loads (bulbs). Programming, control, and diagnostics are accomplished using a 16-bit SPI interface.

# **FUNCTIONAL PIN DESCRIPTION**

## Supply Voltage (VBAT)

The VBAT pin of the 35XS3500 is the power supply of the device. In addition to its supply function, this tab contributes to the thermal behavior of the device by conducting the heat from the switching MOSFETs to the printed circuit board.

## Supply Voltage (VCC)

This is an external voltage input pin used to supply the SPI digital portion of the circuit and the gate driver of the external SMART MOSFET.

# **Ground (GND)**

This pin is the ground of the device.

## Clock Input (CLOCK) and PWM Module

When the part is in Normal Mode ( $\overline{RST}$ =1), the PWM frequency and timing are generated from the rising edge of clock input by the PWM module. The clock input frequency is the selectable factor  $2^7$  = 128 or  $2^8$  = 256 of the PWM frequency per output, depending PR bit value.

The OUT1:6 can be controlled in the range of 4% to 96% with a resolution of 7 bits of duty cycle (bits D[6:0]).


The following table describes the PWM resolution.


On/Off (Bit D7)	Duty cycle (7 bits resolution)	Output state
0	Х	OFF
1	0000000	PWM (1/128 duty cycle)
1	0000001	PWM (2/128 duty cycle)
1	0000010	PWM (3/128 duty cycle)
1	1111111	fully ON

Table 6. PWM Resolution

The timing includes four programmable PWM switching phases (0°, 90°, 180°, and 270°) to improve overall EMC behavior of the light module.

The amplitude of the input current is divided by four while the frequency is four times the original one. The two following pictures illustrate the behavior.





The synchronization of the switching phases between different corner light IC is provided by a SPI command in combination with the  $\overline{\text{CS}}$  input. The bit in the SPI is called PWM sync (initialization register).

In Normal mode, No PWM feature (100% duty cycle) is provided in the following instances:

- with the following SPI configuration: D7:D0=FF.
- In case of clock input signal failure (out of f<sub>PWM</sub>), the outputs state depends on the D7 bit value (D7=1+ON) in Normal mode.

In Fail mode. The outputs state depends on the IGN, STOP and Flasher pins.

If RST=0, this pin reports the wake-up event for wake=1 when VBAT and VCC are in operational voltage range.



## Limp Home (LIMP)

The Limp Home mode of the component can be activated by this digital input port. The signal is "high active", meaning the Fail mode can be activated by a logic high signal at the input.

## **Ignition Input (IGN)**

The Ignition input wakes the device. It also controls the Fail Home mode activation. The signal is "high active", meaning the component is active in case of a logic high at the input.

## Flasher Input (FLASHER)

The Flasher input wakes the device. It also controls the Fail mode activation. The signal is "high active", meaning the component is active in case of a logic high at the input.

## Reset Input (RST)

This input wakes the device when the RST pin is at logic [1]. It is also used to initialize the device configuration and the SPI fault registers when the signal is low. All SI/SO registers described in Table 9 and Table are reset. The fault management is not affected by RST (see Figure 2).

## **Current Sense Output (CSNS)**

The current sense output pin is an analog current output or a voltage proportional to the temperature on the GND flag. The routing to the common resistor is SPI programmable.

This current sense monitoring may be synchronized in case of the OUT6 is not used. So, the current sense monitoring can be synchronized with a rising edge on the FETOUT pin (t<sub>CSNS(SYNC)</sub>) if CSNS sync SPI bit is set to logic [1]. Connection of the FETOUT pin to a MCU input pin allows the MCU to sample the CSNS pin during a valid time-slot. Since this falling edge is generated at the end of this timeslot, upon a switch-off command, this feature may be used to implement maximum current control.

## Charge Pump (CP)

An external capacitor is connected between this pin and the VBAT pin. It is used as a tank for the internal charge pump. Its typical value is 100 nF  $\pm 20\%$ , 25 V maximum.

## **FETOUT Output (FETOUT)**

This output pin is used to control an external MOSFET (OUT6).

The high level of the FETOUT Output is VCC if  $V_{BAT}$  and  $V_{CC}$  are available in case of FETOUT is controlled ON.

FETOUT is not protected in case of a short-circuit or under-voltage on  $V_{\mbox{\footnotesize{BAT}}}.$ 

In case of a reverse battery, OUT6 is OFF.

#### FETIN Input (FETIN)

This input pin gives the current recopy of the external MOSFET. It can be routed on the CSNS output by a SPI command.

## **SPI Protocol Description**

The SPI interface has a full-duplex, three-wire synchronous data transfer with four I/O lines associated with it: Serial Clock (SCLK), Serial Input (SI), Serial Output (SO), and Chip Select (CS).


The SI/SO pins of the 35XS3500 device follow a first-in, first-out (D15 to D0) protocol, with both input and output words transferring the most significant bit (MSB) first. All inputs are compatible with 5.0 V CMOS logic levels supplied by  $V_{\rm CC}$ .

The SPI lines perform the following functions:

## Serial Clock (SCLK)

The SCLK pin clocks the internal shift registers of the 35XS3500 device. The SI pin accepts data into the input shift register on the falling edge of the SCLK signal, while the SO pin shifts data information out of the SO line driver on the rising edge of the SCLK signal. It is important that the SCLK pin be in a logic low state whenever  $\overline{CS}$  makes any transition. For this reason, it is recommended that the SCLK pin be in a logic [0] whenever the device is not accessed  $\overline{CS}$  logic [1] state). SCLK has a passive pull-down,  $R_{DWN}$ . When  $\overline{CS}$  is logic [1], signals at the SCLK and SI pins are ignored and SO is tri-stated (high-impedance) (see Figure 8).





- 1. D15:D0 relate to the most recent ordered entry of data into the device.
- 2. OD15:OD0 relate to the first 16 bits of ordered fault and status data out of the device.

Figure 8. Single 16-Bit Word SPI Communication

## Serial Input (SI)

The SI pin is a serial interface command data input pin. Each SI bit is read on the falling edge of SCLK. A 16-bit stream of serial data is required on the SI pin, starting with D15 to D0. SI has a passive pull-down,  $R_{DOWN}$ .

#### Serial Output (SO)

The SO data pin is a tri-state output from the shift register. The SO pin remains in a high-impedance state until the  $\overline{\text{CS}}$  pin is put into a logic [0] state. The SO data is capable of reporting the status of the output, the device configuration, and the state of the key inputs. The SO pin changes state on the rising edge of SCLK and reads out on the falling edge of SCLK.

# Chip Select (CS)

The  $\overline{\text{CS}}$  pin enables communication with the master device. When this pin is in a logic [0] state, the device is capable of transferring information to, and receiving information from, the master device. The 35XS3500 device latches in data from the Input Shift registers to the addressed registers on the rising edge of  $\overline{\text{CS}}$ . The device transfers status information from the power output to the Shift register on the falling edge of  $\overline{\text{CS}}$ . The SO output driver is enabled when  $\overline{\text{CS}}$  is logic [0].  $\overline{\text{CS}}$  should transition from a logic [1] to a logic [0] state only when SCLK is a logic [0].  $\overline{\text{CS}}$  has a passive pull-up, R<sub>UP</sub>.

## STOP Input (STOP)

The STOP input wakes the device. It also controls the Fail mode activation. The signal is "high active", meaning the component is active in case of a logic high at the input.



## **FUNCTIONAL DEVICE OPERATION**

## **OPERATIONAL MODES**

## Sleep Mode

The Sleep mode is the default mode of the 35XS3500. This is the state of the device after first applying battery voltage ( $V_{BAT}$ ) and prior to any I/O transitions. This is also the state of the device when IGN,  $\overline{RST}$ , FLASHER, and STOP are logic [0]. In the Sleep mode, the output and all internal circuitry are OFF to minimize current draw. In addition, all SPI-configurable features of the device are reset. The 35XS3500 will transit to two modes (Normal and Fail) depending on wake and fail signals (see <u>Table 18</u>).

The transition to the other modes is according to the following signals:

- Wake = IGN or IGN\_ON or FLASHER or FLASHER ON or STOP or STOP ON or RST
- Fail = VCC fail or SPI fail or External limp

#### **Normal Mode**


The 35XS3500 is in Normal mode when:

- Wake = 1
- Fail = 0

In Normal operating mode the power outputs are under full control of the SPI as follows:

- The outputs 1 to 6, including multiphase timing, and selectable slew-rate, are controlled by the programmable PWM module.
- The output 4 is activated directly by the STOP external pin in case the STOP\_en bit is set to a logic [1].
- The outputs 1 to 5 are switched OFF in case of undervoltage on VBAT.
- The outputs 1 to 5 are protected by the selectable overcurrent double window and over-temperature shutdown circuit.
- The digital diagnosis feature transfers status of the smart outputs via the SPI.
- The analog current sense output (current recopy feature) can be rerouted by the SPI.
- The outputs can be configured to control LED loads: R<sub>DS(ON)</sub> is increased by a factor of 2 and the current recopy ratio is scaled by a factor of 4.
- The SPI reports NM=1 in this mode.

The following figure describes the PWM, outputs and overcurrent behavior in Normal mode.




#### **Fail Mode**

The 35XS3500 is in Fail mode when:

- Wake = 1
- Fail = 1

In Fail mode:

- The outputs are under control of the external pins (see Table 6).
- The outputs are fully protected in case of overload, over-temperature and under-voltage (on B<sub>VAT</sub> or on V<sub>CC</sub>).
- The SPI reports continuously the content of address 11, disregard to previous requested output data word.
- Neither digital diagnosis feature (SPI) nor analog current sense are available.
- In case of overload (OCHI2 or OCLO) conditions or under-voltage on VBAT, the outputs are under control of the autorestart feature.
- In case of a serious overload condition (OCHI1 or OT) the corresponding output is latched OFF until a new wake-up event (wake = 0 then 1)



**Table 7. Limp Home Output State** 

Output 1	Output 2	Output 3	Output 4	Output 5	External Switch
Tail Light	License Light	Rear Drive Light	Stop Light	Flasher	Rear Fog Light
IGN Pin	OFF	OFF	STOP Pin	FLASHER Pin	



## **Autorestart Strategy**

The autorestart circuitry is used to supervise the outputs and reactivate high side switches in case of overload or under-voltage failure conditions, and provide a high availability of the outputs.

This autorestart is available in Fail mode when no supervising intelligence of the microcontroller is available. Autorestart is activated in case of an overload condition (OCHI2 or OCLO) or under-voltage condition on VBAT (Table 9, Over-current window in case of Autorestart).

The autorestart switches ON the outputs. During the ON state of the switch OCHI1, the window is enabled for tochi\_Auto, then after the output is protected by OCLO.




Figure 9. Over-current window in case of Autorestart

In case of OCHI1 or OT, the switch is latched OFF until wake up (wake=0, then 1).

In case of OCLO or under-voltage, the output switch is OFF. After the autorestart period (75 ms) is turned ON again.

In case an under-voltage occurred in Fail mode, it will be latched and delatched after the auto restart period (t<sub>AUTORST</sub>).

The Autorestart is not limited in time.

#### **Transition Fail to Normal Mode**

To leave the Fail mode, the fail condition must be removed (fail=0). The microcontroller has to toggle the SPI D10 bit (0 to 1) to reset to the watchdog bit; the other bits are not considered. The previous latched faults are reset by the transition into Normal mode.

#### **Transition Normal to Fail Mode**

To leave the Normal mode, a fail condition must occur (fail=1). The previous latched faults are reset by the transition into Fail mode.

If the SI is shorted to VCC, the device transmits to Fail Safe mode until the WD bit toggles through the SPI (from [0] to [1]).

All settings are according to predefined values (all bits set to logic [0]).

## **START-UP SEQUENCE**

The 35XS3500 enters into Normal mode after start-up if the following sequence is provided:

- V<sub>BAT</sub> and V<sub>CC</sub> power supplies must be above their under-voltage thresholds (Sleep mode).
- Generate a wake-up event (wake=1) from 0 to 1 on RST. The device switches to Normal mode.
- Apply the PWM clock after a maximum of 200  $\mu s$  (min. 50  $\mu s$ ).
- Send a SPI command to the device status register to clear the clock fail flag and enable the PWM module to start.


If the correct startup sequence is not provided, the PWM function is not guaranteed.

Figure 10 describes the wake-up block diagram.

## **POWER OFF MODE**

The 35XS3500 is in Power OFF mode when the battery voltage is below  $V_{BATPOR[1,2]}$  thresholds. For more details, please refer to Loss of VBAT paragraph.





## Notes:

Figure 10. Operating Modes State Machine

 $<sup>^{\</sup>star}$  only available in case of V $_{CC}$  fail condition wake=(RST=1) OR (IGN\_ON=1) OR (Flasher\_ON=1) OR (Stop\_ON=1) fail=(V $_{CC}$ \_fail=1) OR (SPI\_fail=1) OR (ext\_limp=1)






Figure 11. Wake-up Block Diagram



## LOGIC COMMANDS AND REGISTERS

## **Serial Input Communication**

SPI communication compliant to 3.3 and 5.0 V is accomplished using 16-bit messages. A message is transmitted by the master starting with the MSB, D15, and ending with the LSB, D0. Each incoming command message on the SI pin can be interpreted using the bit assignment described in Table 8. The 5 bits D15:D11, called register address bits, are used to select the command register. Bit D10 is the watchdog bit. The remaining 10 bits, D9:D0, are used to configure and control the output and its protection features. Multiple messages can be transmitted in succession to accommodate those applications where daisy chaining is desirable or to confirm transmitted data as long as the messages are all multiples of 16 bits. Any attempt made to latch in a message that is not 16 bits will be ignored.

All SPI registers are reset (all bits equal 0) in case of  $\overline{RST}$  equals 0 or fail mode (Fail=1).

**Table 8. SI Message Bit Assignment** 

Bit Sig	SI Msg Bit	Message Bit Description
MSB	D15:D11	Register address bits.
	D10	Watchdog in: toggled to satisfy watchdog requirements.
LSB	D9:D0	Used to configure inputs, outputs, device protection features, and SO status content.

# **Device Register Addressing**

The register addresses (D15:D11) and the impact of the serial input registers on device operation are described in this section. Table 9 summarizes the content of the SI registers.

Table 9. Serial Input Address and Configuration Bit Map

		SI	Addr	ess							SI Dat	a				
SI Register	D1 5	D1 4	D1 3	D1 2	D1 1	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Initializatio n	0	0	0	0	0	WD	0	0	STOPen	PWM sync	0	MUX2	MUX1	MUX0	SOA1	SOA0
Config OL	0	0	0	0	1	WD	LED Control5	LED Control4	LED Control3	LED Control 2	LED Control	OLLED5	OLLED4	OLLED3	OLLED2	OLLED1
Config Prescaler	0	0	0	1	0	WD	0	PR1	PR2	PR3	0	0	0	PR4	PR5	PR6
Config SR	0	0	0	1	0	WD	1	SR1	SR2	SR3	0	0	0	SR4	SR5	0
Config CSNS	0	0	0	1	1	WD	CSNS sync	0	0	0	0	NO_OC HI5	NO_OC HI4	NO_OC HI3	NO_OC HI2	NO_OC HI1
Control OUT1	0	1	0	0	1	WD	Phase2	Phase1	ONoff	PWM6	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
Control OUT2	0	1	0	1	0	WD	Phase2	Phase1	ONoff	PWM6	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
Control OUT3	0	1	0	1	1	WD	Phase2	Phase1	ONoff	PWM6	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
Control OUT4	0	1	1	0	0	WD	Phase2	Phase1	ONoff	PWM6	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
Control OUT5	0	1	1	0	1	WD	Phase2	Phase1	ONoff	PWM6	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
Control External Switch	0	1	1	1	0	WD	Phase2	Phase1	ONoff	PWM6	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0



Table 9. Serial Input Address and Configuration Bit Map

RESET	Х	Х	Х	Х	Х	0	0	0	0	0	0	0	0	0	0	0	I
-------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Note: testmode address used only by FSL is D[15:11]=01111 with RST voltage higher than 8.0 V typ.

#### ADDRESS 00000—Initialization

The Initialization register is used to read the various statuses, choose one of the six outputs current recopy, enable the STOP pin, and synchronize the switching phases between different corner light devices. The register bits D1 and D0 determine the content of the 16 bits of SO data. (Refer to the section entitled Serial Output Communication (Device Status Return Data)) Bits D9:D2 are described in Table.

The watchdog timeout is specified by the  $t_{WDTO}$  parameter. As long as the WD bit (D10) of an incoming SPI message is toggled within the minimum watchdog timeout period (WDTO), the device will operate normally. If an internal watchdog timeout occurs before the WD bit is toggled, the device will revert to Fail mode. All registers are cleared. To exit the Fail mode, send valid SPI communication with WD bit = 1.

Table 10. Initialization Register

	SI Address					SI Address SI Data											
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
0	0	0	0	0	WD	0	0	STOPen	PWM sync	0	MUX2	MUX1	MUX0	SOA1	SOA0		

x = Don't care

D6 (PWM sync) = 0, No synchronization

D6 (PWM sync) = 1, Synchronization on CSB positive edge

D7 (STOPen) = 0, STOP pin does not control the output 4.

D7 (STOPen) = 1, STOP pin controls the output 4.

D4, D3, D2 (MUX2, MUX1, MUX0) = 000, No current sense

D4, D3, D2 (MUX2, MUX1, MUX0) = 001, OUT1 current sense

D4, D3, D2 (MUX2, MUX1, MUX0) = 010, current sense

D4, D3, D2 (MUX2, MUX1, MUX0) = 011, OUT3 current sense

D4, D3, D2 (MUX2, MUX1, MUX0) = 100, OUT4 current sense

D4, D3, D2 (MUX2, MUX1, MUX0) = 101, OUT5 current sense

D4, D3, D2 (MUX2, MUX1, MUX0) = 110, External Switch current sense

D4, D3, D2 (MUX2, MUX1, MUX0) = 111, Temperature analog feedback

## ADDRESS 00001—Configuration OL

The Configuration OL register is used to enable the open load detection for LEDs in Normal mode (OLLEDn in <u>Table 9</u>) and to active the LED Control.

When bit D0 is set to logic [1], the open load detection circuit for LED is activated for output 1. When bit D0 is set to logic [0], open load detection circuit for standard bulbs is activated for output 1.

When bit D5 is set to logic [1], the LED Control is activated for output 1.

# ADDRESS 00010—CONFIGURATION PRESCALER AND SR

Two configuration registers are available at this address. The Configuration Prescaler when D9 bit is set to logic [0] and Configuration SR when D9 bit is set to logic [1].

The Configuration Prescaler register is used to enable the PWM clock prescaler per output. When the corresponding PR bit is set to logic [1], the clock prescaler (reference clock divided by 2) is activated for the dedicated output.

The SR Prescaler register is used to increase the output slew-rate by a factor of 2. When the corresponding SR bit is set to logic [1], the output switching time is divided by 2 for the dedicated output.



#### ADDRESS 00011—CONFIGURATION CSNS

The Configuration Current Sense register is used to disable the high over-current shutdown phase (OCHI1 and OCHI2 dynamic levels) in order to activate immediately the current sense analog feedback.

When bit D9 is set to logic [1], the current sense synchronization signal is reported on FETOUT output pin.

When the corresponding NO\_OCHI bit is set to logic [1], the output is only protected with OCLO level. And the current sense is immediately available if it is selected through SPI, as described in Figures 13. The NO\_OCHI bit per output is automatically reset at each corresponding ON off bit transition from logic [1] to [0] and in case of over-temperature or over-current fault. All NO\_OCHI bits are also reset in case of under-voltage fault detection.

# ADDRESS 01001—Control OUT1

Bits D9 and D8 control the switching phases as shown in Table 11.

**Table 11. Switching Phases** 

D9:D8	PWM Phase
00	0°
01	90°
10	180°
11	270°

Bit D7 at logic [1] turns ON OUT1. OUT1 is turned OFF with bit D7 at logic [0]. This register allows the master to control the duty cycle and the switching phases of OUT1. The duty cycle resolution is given by bits D6:D0.

D7 = 0, D6:D0 = XX output OFF.

D7 = 1, D6:D0 = 00 output ON during 1/128.

D7 = 1, D6:D0 = 1 A output ON during 27/128 on PWM period.

D7 = 1, D6:D0 = 7 F output continuous ON (no PWM).

## ADDRESS 01010—Control OUT2

Same description as OUT1.

#### ADDRESS 011111—Control OUT3

Same description as OUT1.

## ADDRESS 01100—Control OUT4

Same description as OUT1.

#### ADDRESS 01101—Control OUT5

Same description as OUT1.

## ADDRESS 01110—Control External Switch

Same description as OUT1.

#### ADDRESS 01111 — Test Mode

This register is reserved for test and is not available with the SPI during normal operation.

# Serial Output Communication (Device Status Return Data)

When the  $\overline{\text{CS}}$  pin is pulled low, the output register is loaded. Meanwhile, the data clocks out the MSB first as the new message data is clocked into the SI pin. The first 16 bits of data clocking out of the SO, and following a  $\overline{\text{CS}}$  transition, is dependant upon the previously written SPI word (SOA1 and SOA0 defined in the last SPI initialization word).

Any bits clocked out of the SO pin after the first 16 will be representative of the initial message bits clocked into the SI pin, since the  $\overline{\text{CS}}$  pin first transitioned to a logic [0]. This feature is useful for daisy chaining devices.

A valid message length is determined following a  $\overline{\text{CS}}$  transition of logic [0] to logic [1]. If the message length is valid, the data is latched into the appropriate registers. A valid message length is a multiple of 16 bits. At this time, the SO pin is tri-stated and the fault status register is now able to accept new fault status information.

The output status register correctly reflects the status  $\underline{of}$  the Initialization-selected register data at the time that the  $\overline{CS}$  is pulled to a logic [0] during SPI communication and/or for the period of time since the last valid SPI communication, with the following exceptions:

- The previous SPI communication was determined to be invalid. In this case, the status will be reported as though the invalid SPI communication never occurred.
- Battery transients below 6.0 V, resulting in an undervoltage shutdown of the outputs, may result in incorrect data loaded into the SPI register, except the UVF fault reporting (OD13).

## **Serial Output Bit Assignment**

The contents of bits OD15:OD0 depend on bits D1:D0 from the most recent initialization command SOA[1:0] (refer to Table 12), as explained in the paragraphs that follow.

The register bits are reset by a read operation and also if the fault is removed.

<u>Table 12</u> summarizes the SO register content. Bit OD10 reflects Normal mode (NM).



Table 12. Serial Output Bit Map Description

Status/	Prev SI D			SO Data														
Mode	SO A1	SO A0	OD1 5	OD1 4	OD13	OD1 2	OD11	OD1 0	OD9	OD8	OD7	OD6	OD5	OD4	OD3	OD2	OD1	OD0
Output Status	0	0	0	0	UVF	OTW	OTS	NM	OL5	OVL5	OL4	OVL4	OL3	OVL3	OL2	OVL2	OL1	OVL1
Overloa d Status	0	1	0	1	UVF	OTW	OTS	NM	OC5	OTS5	OC4	OTS4	OC3	OTS3	OC2	OTS2	OC1	OTS1
Device Status	1	0	1	0	UVF	OTW	OTS	NM	0	OV	STOP _ON	IGN_ ON	FLAS HER_ ON	RC	STOP pin	FLASHER pin	IGN pin	CLOC K fail
Output Status	1	1	1	1	UVF	OTW	OTS	NM	0	0	Х	Х	Х	OUT5	OUT4	OUT3	OUT2	OUT1
Reset	Х	Χ	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0

## Previous Address SOA[1:0]=00

If the previous two LSBs are 00, bits OD15:OD0 reflect the output status (<u>Table 13</u>).

## Table 13. Output Status

OD15	OD14	OD13	OD12	OD11	OD10	OD9	OD8	OD7	OD6	OD5	OD4	OD3	OD2	OD1	OD0
0	0	UVF	OTW	OTS	NM	OL5	OVL5	OL4	OVL4	OL3	OVL3	OL2	OVL2	OL1	OVL1

OD13 (UVF) = Under-voltage Flag on  $V_{BAT}$ 

OD12 (OTW) = Over-temperature Prewarning Flag

OD11 (OTS) = Over-temperature Flag for all outputs

OD10 (NM) = Normal mode

OD9, OD7, OD5, OD3, OD1 (OL5, OL4, OL3, OL2, OL1) = Open Load Flag at Outputs 5 through 1, respectively.

OD8, OD6, OD4, OD2, OD0 (OVL5, OVL4, OVL3, OVL2, OVL1) = Overload Flag for Outputs 5 through 1, respectively. This

corresponds to over-temperature or OCHI or OCLO faults.

# Note

A logic [1] at bits OD9:OD0 indicates a fault. If there is no fault, bits OD9:OD0 are logic [0]. OVL=OCHI1+OCHI2+OCLO

## Previous Address SOA[1:0]=01

If the previous two LSBs are 01, bits OD15:OD0 reflect reflect the temperature status (<u>Table 14</u>).

#### **Table 14. Overload Status**

OD	15	OD14	OD13	OD12	OD11	OD10	OD9	OD8	OD7	OD6	OD5	OD4	OD3	OD2	OD1	OD0
(	)	1	UVF	OTW	OTS	NM	OC5	OTS5	OC4	OTS4	OC3	OTS3	OC2	OTS2	OC1	OTS1

OD13 (UVF) = Under-voltage Flag on V<sub>BAT</sub>

OD12 (OTW) = Over-temperature Prewarning Flag

OD11 (OTS) = Over-temperature Flag for all outputs

OD10 (NM) = Normal mode

OD9, OD7, OD5, OD3, OD1 (OC5, OC4, OC3, OC2, OC1) = High Over-current Shutdown Flag for Outputs 5 through 1, respectively OD8, OD6, OD4, OD2, OD0 (OTS5, OTS4, OTS3, OTS2,

OTS1) = Over-temperature Flag for Outputs 5 through 1, respectively

#### Note

A logic [1] at bits OD9:OD0 indicates a fault. If there is no fault, bits OD9:OD0 are logic [0]. OC=OCHI1+OCHI2

## Previous Address SOA[1:0]=10

If the previous two LSBs are 01, bits OD15:OD0 reflect the status of the 35XS3500 (Table 15).



#### **Table 15. Device Status**

	OD15	OD14	OD13	OD12	OD11	OD10	OD9	OD8	OD7	OD6	OD5	OD4	OD3	OD2	OD1	OD0
Ī	1	0	UVF	OTW	OTS	NM	0	OV	STOP_	IGN_ON	FLASH	RC	STOP	FLASH	IGN pin	CLOCK
									ON		ER_ON		pin	ER pin		fail

OD13 (UVF) = Under-voltage Flag on V<sub>BAT</sub>

OD12 (OTW) = Over-temperature Prewarning Flag

OD11 (OTS) = Over-temperature Flag for all outputs

OD10 (NM) = Normal mode

OD8 (Over-voltage) = Over-voltage Flag on  $V_{BAT}$  in real time

OD7 = Indicates the state of internal STOP\_ON signal, as described in Figures 11

OD6 = Indicates the state of internal IGN\_ON signal

OD5 = Indicates the state of internal FLASHER\_ON signal

OD4 (RC) = Logic [0] indicates a Front Corner Light Switch. Logic [1] indicates a Rear Corner Light Switch

OD3 (STOP pin) = Indicates the STOP pin state in real time

OD2 (FLASHER pin) = Indicates the FLASHER pin state in real time

OD1 (IGN pin) = Indicates the IGN pin state in real time

OD0 (CLOCK fail) = Logic [1], which indicates a clock failure

## Previous Address SOA[1:0]=11

If the previous two LSBs are 11, bits OD15:OD0 reflect the status of the 35XS3500 (<u>Table 15</u>).

#### **Table 16. Output Status**

	OD15	OD14	OD13	OD12	OD11	OD10	OD9	OD8	OD7	OD6	OD5	OD4	OD3	OD2	OD1	OD0
Ī	1	1	UVF	OTW	OTS	NM	0	0	Х	Х	X	OUT5	OUT4	OUT3	OUT2	OUT1

OD13 (UVF) = Under-voltage Flag on V<sub>BAT</sub>

OD12 (OTW) = Over-temperature Prewarning Flag

OD11 (OTS) = Over-temperature Flag for all outputs

OD10 (NM) = Normal mode

OD4 (OUT5) = Logic [0] indicates the OUT5 voltage is lower than  $V_{OUT\_TH}$ . Logic [1] indicates the OUT5 voltage is higher than  $V_{OUT\_TH}$ 

OD3 (OUT4) = Logic [0] indicates the OUT4 voltage is lower than  $V_{OUT\_TH}$ . Logic [1] indicates the OUT4 voltage is higher than  $V_{OUT\_TH}$  OD2 (OUT3) = Logic [0] indicates the OUT3 voltage is lower than  $V_{OUT\_TH}$ . Logic [1] indicates the OUT3 voltage is higher than  $V_{OUT\_TH}$  OD1 (OUT2) = Logic [0] indicates the OUT2 voltage is lower than  $V_{OUT\_TH}$ . Logic [1] indicates the OUT2 voltage is higher than  $V_{OUT\_TH}$  OD0 (OUT1) = Logic [0] indicates the OUT5 voltage is lower than  $V_{OUT\_TH}$ . Logic [1] indicates the OUT1 voltage is higher than  $V_{OUT\_TH}$ .

## **Protection and Diagnosis**

## **Output Protection Features**

The 35XS3500 provides the following protection features:

- Protection against transients on V<sub>BAT</sub> supply line (per ISO 7637)
- Active clamp, including protection against negative transients on output line
- Over-temperature
- · Severe and resistive over-current
- · Open Load during ON state

These protections are provided for each output (OUT1:5).

# Over-temperature detection

The 35XS3500 provides over-temperature shutdown for each output (OUT1:OUT5). It can occur when the output pin is in the ON or OFF state. An over-temperature fault condition results in turning OFF the corresponding output. The fault is

latched and reported via the SPI. To delatch the fault and be able to turn the outputs ON again, the failure condition must be removed (T< 175 °C typically) and:

- if the device was in Normal mode, the output corresponding register (bit D7) must be rewritten.
   Application of the complete OCHI window (OCHI1+OCHI2 during t2) depends on toggling or not toggling D7 bit.
- if the device was in Fail mode, the corresponding output is locked until device restart: wake up from Sleep mode or V<sub>BATPOR1</sub>.

The SPI fault report (OTS bit) is removed after a read operation.

## **Over-current detections**

The 35XS3500 provides intelligent over-current shutdown (see Figure 12) in order to protect the internal power transistors and the harness in the event of overload (fuse characteristic).






Figure 12. Double Over-current Window in Normal Mode

OCHI ( $I_{OCHI1}$ ) and then  $I_{OCHI2}$ ) is only activated after toggling the D7 bit in Normal mode. During the output switching, the severe short-circuit condition provided on the module connector is reported as an OCHI fault. In Fail mode, the control of OCHI window is provided by the toggles:  $I_{OCHI2}$  and  $I_{OCLO}$ ) and the time ( $I_{OCHI2}$ ) are fixed numbers for each driver. After  $I_{OCHI2}$  times are compared to "on" state duration ( $I_{OCI}$ ) of the output. In case of the output is controlled in PWM mode during the inrush period, the  $I_{OCI}$  corresponds to the sum of each "on" state duration in order to expand dynamically the transient over-current profile.

In case of an overload (OCHI1 or OCHI2 or OCLO detection), the corresponding output is disabled immediately. The fault is latched and the status is reported via the SPI. To delatch the fault, the failure condition must be removed and:

For OCHI1:

- if the device was in Normal mode: the output corresponding register (bit D7) must be rewritten D7=1.
   Application of complete OCHI window depends on toggling or not toggling D7 bit.
- if the device was in Fail mode, the failure is locked until restart of the device: wake-up from Sleep mode or V<sub>BATPOR1</sub>.

#### For OCHI2 and OCLO:

- if the device was in Normal mode: the output corresponding register (bit D7) must be rewritten D7=1.
   Application of complete OCHI window depends on toggling or not toggling D7 bit.
- if the device was in Fail mode, autorestart is activated.
  The device autorestart feature provides a fixed duty
  cycle and fixed period with OCHI1 window.
  autorestart feature resets OCHI2 or OCLO fault after
  corresponding Autorestart period.

The SPI fault reports are removed after a read operation:

- OC bit=(OCHI1) or (OCHI2) fault
- OVL bit=(OCHI1) or (OCHI2) or (OCLO) fault

## Over-voltage detection and active clamp

The 35XS3500 provides an active gate clamp circuit, in order to limit the maximum drain to source voltage.

In case of overload on an output, the corresponding switch (OUT[1 to 5]) is turned off which leads to a high voltage at VBAT, with an inductive  $V_{BAT}$  line. The maximum VBAT voltage is limited at  $V_{BATCLAMP}$  by active clamp circuitry through the load. In case of open load condition, the positive transient pulses (ISO 7637 pulse 2 and inductive battery line) shall be handled by the application.

<u>Figures 13</u> and <u>14</u> describe the faults management in Normal mode and Fail mode.






Figure 13. Faults Management in Normal Mode (for OUT[1:5] only)




Figure 14. Faults Management in Fail Mode (for OUT[1:5] only)

## **DIAGNOSIS**

## **Open Load**

The 35XS3500 provides open load detection for each output (OUT1:OUT5) when the output pin is in the ON state. Open load detection levels can be chosen by the SPI to detect a standard bulb or LEDs (OLLED bit). Open load for LEDs only is detected during each regular switch-off state or periodically each  $t_{\rm OLLED}$  (fully-on, D[6:0] = 7F). To detect OLLED in fully on state, the output must be on at least  $t_{\rm OLLED}$ . When an open load has been detected, the output stays ON.

To delatch the diagnosis, the condition should be removed and a SPI read operation is needed (OL bit). In case of a Power on Reset on VBAT, the fault will be reset.

#### **Current Sense**

The 35XS3500 diagnosis for load current (OUT1:6) is done using the current sense (CSNS) pin connected to an external resistor. The CSNS resistance value is defined in function to VCC voltage value. It is recommended to use resistor 500  $\Omega$  <  $R_{CSNS}$  < 5.0  $k\Omega$ . Typical value is 1.0  $k\Omega$  for 5.0 V application. The routing of the current sense sources is SPI programmable (MUX[2,0] bits).


The current recopy feature for OUT1:5 is disabled during a high over-current shutdown phase  $(t_2)$  and is only enabled during low over-current shutdown thresholds. The current recopy output delivers current only during ON time of the output switch without overshoot (aperiodic settling).

The current recopy is not active in Fail mode.



With a calibration strategy, the output current sensing precision can be improved significantly. One calibration point at 25 °C for 50% of FSR allows removing part to part contribution. So, the calibrated part precision goes down to +/-6.0% over [20% - 75%] output current FSR, over voltage range (10 to 16 V) and temperature range (-40 to 125 °C).

With dedicated calibration points, the current recopy allows diagnosing lamp damage in paralleling operations, like as flasher topology. The <a href="Figure 15">Figure 15</a> summaries test results covering 99.74% of parts (device ageing not included) for Standard lamps and LEDs.



Blue = lamp mode (default mode)

Figure 15. Current Sense Precision with Calibration Strategy

#### **Board Temperature Feedback**

The 35XS3500 provides a voltage proportional to the temperature on the GND flag. This analog feedback is available in CSNS output pin for MUX[2,0] bits set to "111", as described in Figure 16.




Figure 16. Analog Temperature Precision

The board temperature feedback is not active in Fail mode.

With a calibration strategy, the temperature monitoring precision can be improved. So, one calibration point at 25 °C allows removing part to part contribution, as presented in Figure 17.




Figure 17. Analog Temperature Precision with Calibration Strategy

## **Output Status**

The 35XS3500 provides the state of OUT1:OUT5 outputs in real time through SPI. The OUT bit is set to logic [1] when the corresponding output voltage is closed to half of battery. This bit allows synchronizing current sense and diagnosing short-circuit between OUT and VBAT pins.

## **Temperature Prewarning**

The 35XS3500 provides a temperature prewarning reported via the SPI (OTW bit) in Normal mode. The information is latched. To delatch, a read SPI command is needed. In case of a Power on Reset, the fault will be reset.

## **External Pin Status**

The 35XS3500 provides the status of the FLASHER, IGN, STOP, and CLOCK pins via the SPI in real time and in Normal mode.

# **Failure Handling Strategy**

A highly sophisticated failure handling strategy enables light functionality even in case of failures inside the component or the light module. Components are protected against:

- Reverse Polarity
- · Loss of Supply Lines
- Fatal Mistreatment of Logic I/O Pins



## Reverse Polarity Protection on V<sub>BAT</sub>

In case of a permanently reverse polarity operation, the output transistors are turned ON  $(R_{SD})$  to prevent thermal overloads and no protections are available.

An external diode on VCC is necessary in order to not to destroy the 35XS3500 in cases of reverse polarity.

In case of negative transients on the VBAT line (per ISO 7637), the VCC line is still operating, while the VBAT line is negative. Without loads on OUT1:5 terminal, an external clamp between  $V_{\rm BAT}$  and GND is mandatory to avoid exceeding maximum rating. The maximum external clamp voltage shall be between the reverse battery condition and -20 V.

Therefore, the device is protected against latch-up with or without load on OUT outputs.

## Loss of Supply Lines

The 35XS3500 is protected against the loss of any supply line. The detection of the supply line failure is provided inside the device itself.

# Loss of V<sub>BAT</sub>

During an under-voltage of  $V_{\text{BAT}}$ 

 $(V_{BATPOR1} < V_{BAT} < V_{BATUV})$  and with an active device (wake=1), the outputs [1-5] are switched off immediately. No current path exists from  $V_{BAT}$  to  $V_{CC}$ . The external MOSFET (OUT6) can be controlled by the SPI if  $V_{CC}$  remains and is above to  $V_{CCUV}$ . The fault is reported to the UVF bit (OD13). To delatch the fault, the under-voltage condition should be removed and:

- the bit D7 must be rewritten to a logic [1] in Normal mode. Application of the OCHI window depends on toggling or not toggling the D7 bit. When the fault is delatched, the 35XS3500 returns to the configuration it was just before the failure.
- if the device was in Fail mode, the fault will be delatched periodically by the Autorestart feature.

In case of  $V_{BAT}$ < $V_{BATPOR1}$  (Power OFF state), the behavior depends on  $V_{CC}$ :

- all latched faults are reset if V<sub>CC</sub> < V<sub>CCUV</sub>,
- all latched faults are maintained under V<sub>CC</sub> in nominal conditions. In case V<sub>BAT</sub> is disconnected, OUT[1:5] outputs are OFF. OUT6 output state depends on the previous SPI configuration. The SPI configuration, reporting (if V<sub>BAT</sub> was previously in the nominal voltage range for at least 35 µsec), and daisy-chain features are

provided for  $\overline{\text{RST}}$  is set to logic [1]. The SPI pull-up and pull-down current resistors are available. This fault condition can be diagnosed with UVF fault in OD13 reporting bit. The previous device configuration is maintained. No current is conducted from  $V_{CC}$  to  $V_{BAT}$ .

# Loss of V<sub>CC</sub> (Digital Logic Supply Line)

During loss a of  $V_{CC}$  ( $V_{CC} < V_{CCUV}$ ) and with wake=1, the 35XS3500 is switched automatically into Fail mode (no deglich time). The external SMART MOSFET is OFF. All SPI registers are reset and must be reprogrammed when  $V_{CC}$  goes above  $V_{CCUV}$ . The device will transit in OFF mode if VBAT <  $V_{BATPOR2}$ .

# LOSS OF V<sub>CC</sub> AND V<sub>BAT</sub>

If the external  $V_{BAT}$  and  $V_{CC}$  supplies are disconnected (or not within specification: ( $V_{CC}$  and  $V_{BAT}$ ) <  $V_{BATPOR1}$ ), all SPI register contents are reset with default values corresponding to all SPI bits are set to logic [0] and all latched faults are also reset.

## Loss of Ground (GND)

During a loss of ground, the 35XS3500 cannot operate the loads (the outputs (1:5) are switched OFF), but is not destroyed by the operating condition. Current limit resistors in the digital input lines protect the digital supply against excessive current (1.0 kohm typical). The state of the external smart power switch controlled by FETOUT is not guaranteed, and the state of the external smart MOS is defined with an external termination resistor.

## Fatal Mistreatment of Logic I/O Pins

The digital I/Os are protected against fatal mistreatment by a signal plausibility check according to <u>Table 17</u>.

Table 17. Logic I/O Plausibility Check

Input/Output	Signal Check Strategy
LIMP	Debounce for 10 ms
(PWM) CLOCK	Frequency range (bandpass filter)
SPI (MOSI, SCLK, CS)	WD, D10 bit internal toggle

In case the LIMP input is set to a logic [1] for a delay longer than 10 ms typical, the 35XS3500 is switched into Fail mode. In case of a (PWM) Clock failure, no PWM feature is provided, and the bit D7 defines the outputs state. In case of a SPI failure, the 35XS3500 is switched into Fail mode (Figure 18)






Figure 18. Watchdog Window

## **TYPICAL APPLICATIONS**

<u>Figure 19</u> shows full vehicle light functionality, including fog lights, battery redundancy concept, light substitution mode, and Limp Home mode.




Figure 19. Typical Application



# **EMC & EMI PERFORMANCES**


The 35XS3500 will be compliant to CISPR25 Class5 in Standby mode with 22 nF decoupling capacitor on OUT[1:5].



## **PACKAGING**


## **PACKAGING DIMENSIONS**

For the most current package revision, visit <u>www.freescale.com</u> and perform a keyword search using the 98ART10511D listed below. Dimension shown are provided for reference ONLY.



FK SUFFIX 24-PIN PQFN 98ART10511D ISSUE 0






VIEW M-M

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE	
TITLE: POWER QUAD FLA	Т	DOCUMENT NO: 98ART10511D REV: 0			
NON-LEADED PACKAGE (F	,				
24 TERMINAL, 0.9 PITCH(1	2X12X2.1)	STANDARD: NO	N-JEDEC		

FK SUFFIX 24-PIN PQFN 98ART10511D ISSUE 0





# DETAIL H

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NOT TO SCALE			
TITLE: POWER QUAD FLAT NON-	LEADED	DOCUMENT NO	): 98ART10511D	REV: 0		
PACKAGE (PQFN),24 TER		CASE NUMBER: 1951-01 14 MAR 200				
0.9 PITCH(12X12X2.1),CORNERI	LIGHT FRONT	STANDARD: NON-JEDEC				

FK SUFFIX 24-PIN PQFN 98ART10511D ISSUE 0



## NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HF-PQFP-N.

4. COPLANARITY APPLIES TO LEADS AND CORNER LEADS.

5. MINIMUM METAL GAP IS GUARANTEED TO BE 0.25MM.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NOT TO SCALE			
TITLE: POWER QUAD FLAT NON-	LEADED	DOCUMENT NO	): 98ART10511D	REV: 0		
PACKAGE (PQFN),24 TER	MINAL,	CASE NUMBER	: 1951–01	14 MAR 2007		
0.9 PITCH(12X12X2.1),CORNER	LIGHT FRONT	STANDARD: NO	N-JEDEC			

FK SUFFIX 24-PIN PQFN 98ART10511D ISSUE 0



# **REVISION HISTORY**

Revision	Date	Description of Changes
1.0	5/2010	Initial Release
2.0	7/20101	<ul> <li>Changed PN to MC35XS3500PNA</li> <li>Changed classification to Advance Information</li> </ul>
3.0	9/2010	<ul> <li>Added Minimum Output Current Reported in CSNS for OUT[1-5]<sup>(1-3)</sup> to Table 3.</li> <li>Added Minimum Output Current Reported in CSNS for OUT[1-5] in LED Mode<sup>(13)</sup> to Table 3.</li> <li>Added Note: Output current value computed after leakage current removal (open load condition) to Table 3.</li> </ul>
4.0	5/2011	Added Under-voltage Deglitch Time parameter.
5.0	4/2012	<ul> <li>Added Orderable Part Number PC35XS3500HFK</li> <li>Corrected errors in <u>Table 12</u> and <u>Table 15</u></li> </ul>
6.0	6/2012	Removed MC35XS3500PNA Updated PC35XS3500HFK to MC35XS3500HFK Added (4) Updated Under-voltage Deglitch Time t <sub>UV</sub> parameter in Table <u>5</u> , <u>Dynamic Electrical Characteristics</u> on page 15 Updated Freescale form and style
7.0	12/2012	<ul> <li>Added "if V<sub>BAT</sub> was previously in the nominal voltage range for at least 35 μsec" to Loss of V<sub>BAT</sub> Section.</li> <li>Added MC35XS3500DHFK to the ordering information.</li> </ul>
8.0	8/2013	<ul> <li>Changed CSNS condition for CSNS Tri-state Leakage Current</li> <li>Changed Driver Output Matching Time (t<sub>DLY(ON)</sub> - t<sub>DLY(OFF)</sub>) at Output = 50% V<sub>BAT</sub> with V<sub>BAT</sub> = 14 V, f<sub>PWM</sub> = 240 Hz, δ<sub>PWM</sub> = 50%, at 25 °C</li> <li>Corrected conditions for FETIN Leakage Current when external current switch sense is enabled</li> </ul>





How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo, are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. SMARTMOS is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2013 Freescale Semiconductor, Inc.

Document Number: MC35XS3500

Rev. 8.0 8/2013

