

VR5100

Multi-Output DC/DC Regulator for Low-Power LS1 Communication Processors

Rev. 6.0 — 26 October 2020

Product data sheet: Technical data

1 General Description


The VR5100 is a high performance, highly integrated, multi-output, DC/DC regulator solution, with integrated power MOSFETs, ideally suited for the LS1 family of communications processors. Integrating three buck converters, six linear regulators, RTC supply and a coin-cell charger, the VR5100 can provide power for a complete system, including communications processors, memory, and system peripherals.

1.1 Features

- Three adjustable high efficiency buck regulators: 3.8 A, 1.25 A, 1.5 A
 Selectable modes: PWM, PFM, APS
- 5.0 V, 600 mA boost regulator with PFM or Auto mode
- Six adjustable general purpose linear regulators
- Input voltage range: 2.8 V to 4.5 V
- OTP (One Time Programmable) memory for device configuration
 Programmable start-up sequence and timing
 - Selectable output voltage, frequency, soft start
- I²C control
- Always ON RTC supply and Coin cell charger
- DDR reference voltage
- -40 °C to +125 °C operating junction temperature



2 VR5100 Simplified Application Block Diagram



3 Orderable parts

The VR5100 is available with pre-programmed OTP memory configurations. The devices are identified using the program codes from <u>Table 1</u>. Details of the OTP programming for each device can be found in <u>Table 37</u>.


Table 1. Orderable part variations

Part Number	Temperature (T _A)	Package	Programming Options	Notes
MC34VR5100A0EP	-40 °C to 105 °C	-40 °C to 105 °C 0 - Not programmed		
MC34VR5100A1EP	(For use in Industrial	ial 48 QFN 7.0 mm x 7.0 mm	1 (LS1012 with DDR3L)	[1]
MC34VR5100A2EP	applications)		2 (LX2160 with DDR4)	

[1] For tape and reel, add an R2 suffix to the part number


Downloaded from Arrow.com.

4 Internal block diagram



5 Pin Connections

5.1 Pinout diagram



5.2 Pin definitions

Table 2. Pin definitions

	ueminuons			
Pin number	Pin name	Pin function	Туре	Definition
_	EP	GND	GND	Expose pad. Functions as ground return for buck and boost regulators. Tie this pad to the inner and external ground planes through vias to allow effective thermal dissipation
1	INTB	0	Digital	Open drain interrupt signal to processor
2	SD_VSEL	I/O	Digital	Input from LS1 processor to select SD regulator voltage • SD_ VSEL=0, SD = 3.3 V • SD_VSEL= 1, VSD = 1.8 V
3	PORB	0	Digital	Open drain reset output to processor
4	STBY	I	Digital	Standby input signal from processor
5	ICTEST	I	Digital and Analog	Reserved pin. Connect to GND in application

Table 2. Pin definitions...continued

Pin number	Pin name	Pin function	Туре	Definition
6	FB1	1	Analog	SW1 output voltage feedback pin. Route this trace separately from the high current path and terminate at the output capacitance or near the load, if possible for best regulation
7	PVIN1	1	Analog	Input to SW1 regulator. Bypass with at least a 4.7 μF ceramic capacitor and a 0.1 μF decoupling capacitor as close to the pin as possible
8, 9	LX1	0	Analog	Switcher 1 switch node connection. Connect to SW1 inductor
10	PVIN1	1	Analog	Input to SW1 regulator. Bypass with at least a 4.7 μF ceramic capacitor and a 0.1 μF decoupling capacitor as close to the pin as possible
11, 30	NC		_	Leave this pin floating
12	SGND1	GND	GND	Ground reference for SW1. Connect to GND. Keep away from high current ground return paths
13	VLDOIN1	I	Analog	LDO1 input supply. Bypass with a 1.0 μF decoupling capacitor as close to the pin as possible
14	LDO1	0	Analog	LDO1 regulator output. Bypass with a 2.2 μF ceramic output capacitor
15	LDO2	0	Analog	LDO2 regulator output. Bypass with a 4.7 μF ceramic output capacitor
16	VLDOIN2	I	Analog	LDO2 input supply. Bypass with a 1.0 μF decoupling capacitor as close to the pin as possible
17	LX2 ^[1]	0	Analog	Switcher 2 switch node connection.Connect to SW2 inductor
18	PVIN2 ^[1]	1	Analog	Input to SW2 regulator. Bypass with at least a 4.7 μF ceramic capacitor and a 0.1 μF decoupling capacitor as close to the pin as possible
19	FB2 ^[1]	I	Analog	SW2 output voltage feedback pin. Route this trace separately from the high current path and terminate at the output capacitor or near the load, if possible for best regulation
20	LDO3	0	Analog	LDO3 regulator output. Bypass with a 2.2 µF ceramic output capacitor
21	VLDOIN34	I	Analog	LDO3 and LDO4 input supply. Bypass with a 1.0 μF decoupling capacitor as close to the pin as possible
22	LDO4	0	Analog	LDO4 regulator output. Bypass with a 2.2 μF ceramic output capacitor
23	VHALF	l	Analog	Half supply reference for REFOUT. Bypass with 0.1 μ F to ground.
24	REFIN	I	Analog	REFOUT regulator input. Connect a 0.1 μF capacitor between REFIN and VHALF pin. Ensure there is at least 1.0 μF net capacitance from REFIN to ground
25	REFOUT	0	Analog	REFOUT regulator output. Bypass with 1.0 μ F to ground
26	SGND2	GND	GND	Reference ground for SW2 and SW3 regulators. Connect to GND. Keep away from high current ground return paths
27	FB3 ^[1]	1	Analog	SW3 output voltage feedback pin. Route this trace separately from the high current path and terminate at the output capacitor or near the load, if possible for best regulation
28	PVIN3 ^[1]	I	Analog	Input to SW3 regulator. Bypass with at least a 4.7 μF ceramic capacitor and a 0.1 μF decoupling capacitor as close to the pin as possible

VR5100

Product data sheet: Technical data

© NXP B.V. 2020. All rights reserved.

Table 2. Pin definitions...continued

Pin number	Pin name	Pin function	Туре	Definition
29	LX3 ^[1]	0	Analog	Switcher 3 switch node connection. Connect the SW3 inductor
31	SGND3	GND	GND	Connect to GND.
32	V33	0	Analog	V33 regulator output. Bypass with a 4.7 μ F ceramic output capacitor
33	VSD	0	Analog	Output of VSD regulator. Bypass with a 2.2 μF ceramic output capacitor.
34	VSNVS	0	Analog	VSNVS regulator/switch output. Bypass with 0.47 μF capacitor to ground.
35	LXBST ^[1]	I/O	Analog	SWBST switch node connection. Connect to SWBST inductor and anode of Schottky diode
36	LICELL	I/O	Analog	Coin cell supply input/output. Bypass with 0.1 μF capacitor. Connect to optional coin cell
37	FBBST ^[1]	1	Analog	SWBST output voltage feedback pin. Route this trace separately from the high current path and terminate at the output capacitor
38	PVIN2	1	Analog	Input to SD, V33 regulators and SWBST control circuitry. Connect to VIN rail and bypass with 10 μF capacitor
39	VDDOTP	I	Digital & Analog	Supply to program OTP fuses. Connect VDDOTP to GND during normal application
40	SGND	GND	GND	Ground reference for IC core circuitry. Connect to ground. Keep away from high current ground return paths
41	VCC	0	Analog	Internal analog core supply. Bypass with 1 µF capacitor to ground
42	VIN	1	Analog	Main IC supply. Bypass with 1.0 μF capacitor to ground. Connect to system input supply.
43	VDIG	0	Analog	Internal digital core supply. Bypass with 1.0 μ F capacitor to ground
44	VBG	0	Analog	Main band gap reference. Bypass with 220 nF capacitor to ground
45	SDA	I/O	Digital	I^2C data line (open drain). Pull up to VCCI2C with a 4.7 $k\Omega$ resistor
46	SCL	I	Digital	I^2C clock. Pull up to VCCI2C with a 4.7 k Ω resistor
47	VCCI2C	I	Analog	Supply for I^2C bus. Bypass with 0.1 μ F ceramic capacitor. Connect to 1.7 to 3.6 V supply. Ensure VCCI2C is always lesser than or equal to VIN
48	EN	I	Digital	Power ON/OFF input from processor

[1] Unused switching regulators should be connected as follows: Pins SWxLX and SWxFB should be unconnected and Pin SWxIN should be connected to VIN with a 0.1 µF bypass capacitor.

6 General product characteristics

6.1 Absolute maximum ratings

Table 3. Absolute maximum voltage ratings

All voltages are with respect to ground, unless otherwise noted. Exceeding these ratings may cause malfunction or permanent damage to the device. The detailed maximum voltage rating per pin can be found in the pin list section.

Symbol	Description	Value	Unit	Notes
Electrical ratings	L			
ICTEST, LXBST		-0.3 to 7.5	V	
VIN, PVIN2, VLDOIN1, PVIN1, PVIN2, PVIN3, LX1, LX2, LX3		-0.3 to 4.8	V	
VDDOTP	OTP programming input supply voltage	-0.3 to 10.0	V	[1]
FBBST	Boost switcher feedback	-0.3 to 5.5	V	
INTB, SD_VSEL, PORB, STBY, FB1, FB2, FB3, LDO1, VLDOIN2, VLDOIN34, LDO3, LDO4, VHALF, REFIN, REFOUT, V33, VSD, VSNVS, LICELL, VCC, SDA, SCL, VCCI2C, EN		-0.3 to 3.6	V	
LDO2	LDO2 linear regulator output	-0.3 to 2.5	V	
VDIG	Digital core supply voltage output	-0.3 to 1.65	V	
VBG	Bandgap reference voltage output	-0.3 to 1.5	V	
V _{ESD}	ESD ratings • Human body model • Charge device model	±2000 ±500	V	[2]

[1] 10 V Maximum voltage rating during OTP fuse programming. 7.5 V Maximum DC voltage rated otherwise.

[2] ESD testing is performed in accordance with the Human Body Model (HBM) (CZAP = 100 pF, RZAP = 1500 Ω), and the Charge device model (CDM), Robotic (CZAP = 4.0 pF)

6.2 Thermal characteristics

Table 4. Thermal ratings

Symbol	Description (Rating)	Min.	Max.	Unit	Notes
Thermal ra	tings	I	1		
T _A	Ambient operating temperature range Industrial version 	-40	105	°C	
TJ	Operating junction temperature range	-40	125	°C	[1]
T _{ST}	Storage temperature range	-65	150	°C	
T _{PPRT}	Peak package reflow temperature		[2]	°C	[3] [2]
QFN48 the	rmal resistance and package dissipation ratings	l.			I
R _{θJA}	Junction to ambient, natural convection • Four layer board (2s2p) • Eight layer board (2s6p)		24 15	°C/W	[4] [5] [6]
R _{θJB}	Junction to board		11	°C/W	[7]
/R5100	All information provided in this document is subjec	t to legal disclaimers.		© NXP B.V. 2020	. All rights reserve

Product data sheet: Technical data

NXP Semiconductors

Multi-Output DC/DC Regulator for Low-Power LS1 Communication Processors

Table 4. Thermal ratings...continued

Symbol	Description (Rating)	Min.	Max.	Unit	Notes
R _{ØJCBOTTOM}	Junction to case bottom	—	1.4	°C/W	[8]
ΨJT	Junction to package top • Natural convection		1.3	°C/W	[9]

[1] Do not operate beyond 125 °C for extended periods of time. Operation above 150 °C may cause permanent damage to the IC. See Thermal Protection Thresholds for thermal protection features

[2] NXP's package reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For peak package reflow temperature and moisture sensitivity levels (MSL), go to www.nxp.com, search by part number (remove prefixes/ suffixes) and enter the core ID to view all orderable parts, and review parametrics.

[3] Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause a malfunction or permanent damage to the device

[4] Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance

[5] The Board uses the JEDEC specifications for thermal testing (and simulation) JESD51-7 and JESD51-5

[6] Per JEDEC JESD51-6 with the board horizontal

Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package

[8] Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1)

[9] Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters (ΨJT) are not available, the thermal characterization parameter is written as Psi-JT

6.3 Current consumption

The current consumption of the individual blocks is described in detail in the following table.

Table 5. Current consumption summary

 T_A = -40 °C to 105 °C, V_{IN} = 3.6 V, V_{CCI2C} = 1.7 V to 3.6 V, L_{ICELL} = 1.8 V to 3.3 V, V_{SNVS} = 3.0 V, typical external component values, unless otherwise noted. Typical values are characterized at VIN = 3.6 V, V_{CCI2C} = 3.3 V, L_{ICELL} = 3.0 V, V_{SNVS} = 3.0 V and 25 °C, unless otherwise noted.

Mode	VR5100 Conditions	System Conditions	Тур.	Max.	Unit	Notes
Coin Cell	VSNVS from LICELL, All other blocks off, VIN = 0.0 V	No load on VSNVS	4.0	7.0	μA	[1] [2]
Off	VSNVS from VIN or LICELL Wake-up from EN active 32 kHz RC on All other blocks off VIN ≥ UVDET	No load on VSNVS, PMIC able to wake-up	16	25	μΑ	[1] [2]
Sleep LPSR	VSNVS from VIN Wake-up from EN active Trimmed reference active SW3 PFM. All other regulators off. Trimmed 16 MHz RC off 32 kHz RC on REFOUT disabled	No load on any of the regulators	130 ^[1] 200 ^[3]	220 ^[1]	μΑ	[4]
	LDO1 & LDO3 activated in addition to SW3	No load on any of the regulators	170 ^[1] 260 ^[3]	248 ^[1]	μA	[4]

Table 5. Current consumption summary...continued

 T_A = -40 °C to 105 °C, V_{IN} = 3.6 V, V_{CCI2C} = 1.7 V to 3.6 V, L_{ICELL} = 1.8 V to 3.3 V, V_{SNVS} = 3.0 V, typical external component values, unless otherwise noted. Typical values are characterized at VIN = 3.6 V, V_{CCI2C} = 3.3 V, L_{ICELL} = 3.0 V, V_{SNVS} = 3.0 V and 25 °C, unless otherwise noted.

Mode	VR5100 Conditions	System Conditions	Тур.	Max.	Unit	Notes
Standby	VSNVS from either VIN or LICELL SW1 in PFM SW2 in PFM SW3 in PFM SWBST off Trimmed 16 MHz RC enabled Trimmed reference active LDO1-4 enabled V33 enabled VSD enabled REFOUT enabled	No load on any of the regulators	297	450	μΑ	[4]
ON	VSNVS from VIN SW1 in APS SW2 in APS SW3 in APS SWBST off Trimmed 16 MHz RC enabled Trimmed reference active LDO1-4 enabled V33 enabled VSD enabled REFOUT enabled	No load on any of the regulators	1.2		mA	

[1]

At 25 °C only When V_{IN} is below the UVDET threshold, in the range of 1.8 V \leq V_{IN} < 2.65 V, the quiescent current increases by 50 μ A, typically At 105 °C only [2] [3]

[4]

For PFM operation, headroom should be 300 mV or greater

6.4 Electrical characteristics

Table 6. Static electrical characteristics – SW1

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = V_{PVIN1} = 3.6$ V, $V_{SW1} = 1.2$ V, $I_{SW1} = 100$ mA, typical external component values, f_{SW1} = 2.0 MHz, unless otherwise noted. Typical values are characterized at V_{IN} = V_{PVIN1} = 3.6 V, V_{SW1} = 1.2 V,

I_{SW1} = 100 mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes					
Switch mode s	Switch mode supply SW1										
V _{PVIN1}	Operating input voltage	2.8	_	4.5	V	[1]					
V _{SW1}	Nominal output voltage		Table 46	—	V						

Product data sheet: Technical data

Table 6. Static electrical characteristics – SW1...continued

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = V_{PVIN1} = 3.6$ V, $V_{SW1} = 1.2$ V, $I_{SW1} = 100$ mA, typical external component values, $f_{SW1} = 2.0$ MHz, unless otherwise noted. Typical values are characterized at $V_{IN} = V_{PVIN1} = 3.6$ V, $V_{SW1} = 1.2$ V,

 I_{SW1} = 100 mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
V _{SW1ACC}	$ \begin{array}{l} \mbox{Output voltage accuracy} \\ \bullet \mbox{PWM, APS, } 2.8 \ V < V_{PVIN1} < 4.5 \ V, 0 < I_{SW1} < 3.8 \ A \\ 0.7 \ V \leq V_{SW1} \leq 1.2 \ V \\ \bullet \ \mbox{PFM, APS, } 2.8 \ V < V_{PVIN1} < 4.5 \ V, 0 < I_{SW1} < 3.8 \ A \\ 1.225 \ V < V_{SW1} < 1.425 \ V \\ \bullet \ \mbox{PFM, steady state, } 2.8 \ V < V_{PVIN1} < 4.5 \ V, 0 < I_{SW1} < 150 \ \mbox{mA} \\ 1.8 \ V \leq V_{SW1} \leq 1.425 \ V \\ \bullet \ \mbox{PWM, APS, } 2.8 \ V < V_{PVIN1} < 4.5 \ V, 0 < I_{SW1} < 2.75A \\ 1.8 \ V < V_{SW1} < 3.3 \ V \\ \bullet \ \mbox{PFM, steady state, } 2.8 \ V < V_{PVIN1} < 4.5 \ V, 0 < I_{SW1} < 2.75A \\ 1.8 \ V < V_{SW1} < 3.3 \ V \\ \bullet \ \mbox{PFM, steady state, } 2.8 \ V < V_{PVIN1} < 4.5 \ V, 0 < I_{SW1} < 150 \ \mbox{mA} \\ 1.8 \ V \leq V_{SW1} \leq 3.3 \ V \\ \end{array} $	-25 -25 -45 -6.0 -6.0		25 35 45 6.0 6.0	mV mV % %	
I _{SW1}	Rated output load current, • 2.8 V ≤ V _{PVIN1} ≤ 4.5 V, 0.7 V < V _{SW1} < 1.425 V, 1.8V, 3.3V	3800	_	_	mA	
I _{SW1Q}	Quiescent current • PFM Mode • APS Mode		22 300	_	μΑ	
I _{SW1LIM}	Current limiter peak current detection , current through inductor • SW1ILIM = 0 • SW1ILIM = 1	4 2.6	5.5 4.0	8.0 5.4	A	
ΔV_{SW1}	Output ripple	_	5.0	_	mV	
R _{SW1DIS}	Discharge resistance	_	600		Ω	
Switch mod	le supply SW1		I			<u> </u>
V _{SW1OSH}	Start-up overshoot, I_{SW1} = 0 mA, DVS clk = 25 mV/4 $\mu s,$ V_{IN} = V_{PVIN1} = 4.5 V, V_{SW1} = 1.425 V	_	_	66	mV	
t _{ONSW1}	Turn-on time, enable to 90% of end value, I_{SW1} = 0 mA, DVS clk = 25 mV/4 μ s, V_{IN} = V_{PVIN1} = 4.5 V, V_{SW1} = 1.425 V	_	_	500	μs	

[1] Minimum operating voltage is 2.8 V with a valid LICELL voltage (1.8 V to 3.3 V). Minimum operating voltage is 3.1 V when no voltage is applied at the LICELL pin. If operation down to 2.8 V is required for systems without a coin cell, connect the LICELL pin to any system voltage between 1.8 V and 3.3 V. This voltage can be an output from any VR5100 regulator or external system supply.

Table 7. Static electrical characteristics – SW2

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = V_{PVIN2} = 3.6$ V, $V_{SW2} = 3.15$ V, $I_{SW2} = 100$ mA, typical external component values, $f_{SW2} = 2.0$ MHz, unless otherwise noted. Typical values are characterized at $V_{IN} = V_{PVIN2} = 3.6$ V, $V_{SW2} = 3.15$ V, $I_{SW2} = 100$ mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Parameter			Max.	Unit	Notes	
Switch mode supply SW2								
VR5100		All information provided in this document is subject to lega	al disclaimers.		1 ©	NXP B.V. 2020. All	rights reserved.	
Product data	sheet: Technical data	Rev. 6.0 — 26 October 202	0					

Table 7. Static electrical characteristics – SW2...continued

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = V_{PVIN2} = 3.6$ V, $V_{SW2} = 3.15$ V, $I_{SW2} = 100$ mA, typical external component values, $f_{SW2} = 2.0$ MHz, unless otherwise noted. Typical values are characterized at $V_{IN} = V_{PVIN2} = 3.6$ V, $V_{SW2} = 3.15$ V, $I_{SW2} = 100$ mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
V _{PVIN2}	Operating input voltage	2.8	_	4.5	V	[1]
V _{SW2}	Nominal output voltage	_	Table 48	_	V	
V _{SW2ACC}	$ \begin{array}{l} \mbox{Output voltage accuracy} \\ \bullet \mbox{PWM, APS, 2.8 V \leq V_{PVIN2} \leq 4.5 V, 0 \leq I_{SW2} \leq 1.25 A \\ \bullet \ 1.50 V \leq V_{SW2} \leq 1.85 V \\ \bullet \ 2.5 V \leq V_{SW2} \leq 3.3 V \\ \bullet \ \mbox{PFM, 2.8 V \leq V_{PVIN2} \leq 4.5 V, 0 \leq I_{SW2} \leq 50 mA \\ \bullet \ 1.50 V \leq V_{SW2} \leq 1.85 V \\ \bullet \ 2.5 V \leq V_{SW2} \leq 3.3 V \\ \end{array} $	-3.0% -6.0% -6.0% -6.0%		3.0% 6.0% 6.0% 6.0%	%	
I _{SW2}	Rated output load current, 2.8 V < V _{PVIN2} < 4.5 V, 1.50 V < V _{SW2} < 1.85 V, 2.5 V < V _{SW2} < 3.3 V	1250	_	_	mA	[2]
I _{SW2Q}	Quiescent current PFM mode APS mode (Low output voltage settings) APS mode (High output voltage settings, SW2_HI=1) 		23 145 305		μA	
I _{SW2LIM}	Current limiter peak current detection, current through inductor • SW2ILIM = 0 • SW2ILIM = 1	1.625 1.235	2.5 1.9	3.375 2.565	A	
ΔV_{SW2}	Output ripple		5.0	_	mV	
R _{ONSW2P}	SW2 P-MOSFET $R_{DS(on)}$ at V_{IN} = V_{PVIN2} = 3.3 V	_	215	245	mΩ	
R _{ONSW2N}	SW2 N-MOSFET $R_{DS(on)}$ at V_{IN} = V_{PVIN2} = 3.3 V	_	258	326	mΩ	
I _{SW2PQ}	SW2 P-MOSFET leakage current, $V_{IN} = V_{PVIN2} = 4.5 V$	_	_	10.5	μA	
I _{SW2NQ}	SW2 N-MOSFET leakage current, V_{IN} = V_{PVIN2} = 4.5 V	_	_	3.0	μA	
R _{SW2DIS}	Discharge resistance during OFF mode	_	600	-	Ω	
V _{SW2OSH}	Start-up overshoot, I_{SW2} = 0.0 mA, DVS clk = 25 mV/4 $\mu s, V_{IN}$ = V_{PVIN2} = 4.5 V	_	_	66	mV	
t _{ONSW2}	Turn-on time, enable to 90% of end value, I_{SW2} = 0.0 mA, DVS clk = 25 mV/4 µs, V_{IN} = V_{PVIN2} = 4.5 V	_	_	500	μs	

[1] Minimum operating voltage is 2.8 V with a valid LICELL voltage (1.8 V to 3.3 V). Minimum operating voltage is 3.1 V when no voltage is applied at the LICELL pin. If operation down to 2.8 V is required for systems without a coin cell, connect the LICELL pin to any system voltage between 1.8 V and 3.3 V. This voltage can be an output from any VR5100 regulator or external system supply.

[2] The higher output voltages available depend on the voltage drop in the conduction path as given by the following equation: (V_{PVIN2} - V_{SW2}) = I_{SW2}* (DCR of Inductor + R_{ONSW2P} + PCB trace resistance).

Table 8. Static electrical characteristics – SW3

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = V_{PVIN3} = 3.6$ V, $V_{SW3} = 1.5$ V, $I_{SW3} = 100$ mA, typical external component values, $f_{SW3} = 2.0$ MHz. Typical values are characterized at $V_{IN} = V_{PVIN3} = 3.6$ V, $V_{SW3} = 1.5$ V, $I_{SW3} = 100$ mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
Switch mod	le supply SW3					
V _{PVIN3}	Operating input voltage	2.8	_	4.5	V	[1]
V _{SW3}	Nominal output voltage	_	Table 50	_	V	
Vsw3acc	$\label{eq:state} \begin{array}{l} \mbox{Output voltage accuracy} \\ \bullet \mbox{PWM, APS, 2.8 V < V_{PVIN3} < 4.5 V, 0 < I_{SW3} < 1.5 A, $0.9 V < V_{SW3} < 1.65 V$ \\ \bullet \mbox{PFM, steady state (2.8 V < V_{PVIN3} < 4.5 V, 0 < I_{SW3} < 50 mA), 0.9 V < V_{SW3} < 1.65 V$ \\ \end{array}$	-3.0% -6.0%	_	3.0% 6.0%	%	
I _{SW3}	Rated output load current, 2.8 V < V _{PVIN3} < 4.5 V, 0.9 V < V _{SW3} < 1.65 V, PWM, APS mode	1500	_	_	mA	[2]
I _{SW3Q}	Quiescent current • PFM Mode • APS Mode	_	50 150	_	μΑ	
I _{SW3LIM}	Current limiter peak current detection, current through inductor • SW3ILIM = 0 • SW3ILIM = 1	1.95 1.45	3.0 2.25	4.05 3.05	A	
ΔV _{SW3}	Output ripple	_	5.0	—	mV	
R _{ONSW3P}	SW3 P-MOSFET R _{DS(on)} at V _{IN} = V _{SW3IN} = 3.3 V	—	205	235	mΩ	
R _{ONSW3N}	SW3 N-MOSFET R _{DS(on)} at V _{IN} = V _{SW3IN} = 3.3 V	_	250	315	mΩ	
I _{SW3PQ}	SW3 P-MOSFET leakage current, V _{IN} = V _{SW3IN} = 4.5 V	_	_	12	μA	
I _{SW3NQ}	SW3 N-MOSFET leakage current, V_{IN} = V_{SW3IN} = 4.5 V	_	_	4.0	μA	
R _{SW3DIS}	Discharge resistance during Off mode	_	600	-	Ω	
V _{SW3OSH}	Start-up overshoot, I_{SW3} = 0.0 mA, DVS clk = 25 mV/4 $\mu s, V_{IN}$ = V_{PVIN3} = 4.5 V	-	_	66	mV	
t _{ONSW3}	Turn-on time, enable to 90% of end value, I_{SW3} = 0 mA, DVS clk = 25 mV/4 $\mu s,$ V_{IN} = V_{PVIN3} = 4.5 V	-	_	500	μs	

[1] Minimum operating voltage is 2.8 V with a valid LICELL voltage (1.8 V to 3.3 V). Minimum operating voltage is 3.1 V when no voltage is applied at the LICELL pin. If operation down to 2.8 V is required for systems without a coin cell, connect the LICELL pin to any system voltage between 1.8 V and 3.3 V. This voltage can be an output from any VR5100 regulator or external system supply.

[2] The higher output voltages available depend on the voltage drop in the conduction path as given by the following equation: (V_{SW3IN} - V_{SW3}) = I_{SW3}* (DCR of Inductor +R_{ONSW3P} + PCB trace resistance).

Table 9. Static electrical characteristics - SWBST

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = V_{SWBSTIN} = 3.6$ V, $V_{SWBST} = 5.0$ V, $I_{SWBST} = 100$ mA, typical external component values, $f_{SWBST} = 2.0$ MHz, otherwise noted. Typical values are characterized at $V_{IN} = V_{SWBSTIN} = 3.6$ V, $V_{SWBST} = 5.0$ V, $I_{SWBST} = 100$ mA, and 25 °C, unless otherwise noted.

Symbol	Parameters		Min.	Тур.	Max.	Unit	Notes
Switch mod	e supply SWBST		1				
V _{SWBSTIN}	Input voltage range		2.8	_	4.5	V	[1]
VR5100		All information provided in this document is subject to leg	al disclaimers.		©	NXP B.V. 2020. All	rights reserved

Product data sheet: Technical data

Table 9. Static electrical characteristics - SWBST...continued

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = V_{SWBSTIN} = 3.6$ V, $V_{SWBST} = 5.0$ V, $I_{SWBST} = 100$ mA, typical external component values, $f_{SWBST} = 2.0$ MHz, otherwise noted. Typical values are characterized at $V_{IN} = V_{SWBSTIN} = 3.6$ V, $V_{SWBST} = 5.0$ V, $I_{SWBST} = 100$ mA, and 25 °C, unless otherwise noted.

Symbol	Parameters	Min.	Тур.	Max.	Unit	Notes
V _{SWBST}	Nominal output voltage	_	Table 52	_	V	
I _{SWBST}	Continuous load current • 2.8 V \leq V _{IN} \leq 3.0 V • 3.0 V \leq V _{IN} \leq 4.5 V	500 600	_	_	mA	
V _{SWBSTACC}	Output voltage accuracy, 2.8 V \leq V _{IN} \leq 4.5 V, 0 $<$ I _{SWBST} $<$ I _{SWBSTMAX}	-4.0	_	3.0	%	
I _{SWBSTQ}	Quiescent current (auto mode)	—	222	289	μA	
ΔV _{SWBST}	Output ripple, 2.8 V \leq V _{IN} \leq 4.5 V, 0 $<$ I _{SWBST} $<$ I _{SWBSTMAX} , excluding reverse recovery of Schottky diode	_	_	120	mVp-p	
ISWBSTLIM	Peak Current Limit	1400	2200	3200	mA	[2]
R _{DSONBST}	MOSFET on resistance	_	206	306	mΩ	
ISWBSTHSQ	NMOS Off leakage, V_{SWBST} = 4.5 V, SWBSTMODE [1:0] = 00	_	1.0	5.0	μA	
V _{SWBSTOSH}	Start-up overshoot, I _{SWBST} = 0.0 mA		—	500	mV	
t _{ONSWBST}	Turn-on time, enable to 90% of VSWBST, ISWBST = 0.0 mA	_	_	2.0	ms	

[1] Minimum operating voltage is 2.8 V with a valid LICELL voltage (1.8 V to 3.3 V). Minimum operating voltage is 3.1 V when no voltage is applied at the LICELL pin. If operation down to 2.8 V is required for systems without a coin cell, connect the LICELL pin to any system voltage between 1.8 V and 3.3 V. This voltage can be an output from any VR5100 regulator or external system supply.

[2] Only in Auto and APS modes

Table 10. Static electrical characteristics - VSNVS

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, $V_{SNVS} = 3.0$ V, $I_{SNVS} = 5.0 \ \mu$ A, typical external component values, unless otherwise noted. Typical values are characterized at $V_{IN} = 3.6$ V, $V_{SNVS} = 3.0$ V, $I_{SNVS} = 5.0 \ \mu$ A, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
VSNVS			1			
V _{IN}	Operating input voltage • Valid coin cell range • Valid V _{IN}	1.8 2.25	_	3.3 4.5	V	
I _{SNVS}	Operating load current, V _{INMIN} < V _{IN} < V _{INMAX}	1.0	-	1000	μA	
V _{SNVS}		-5.0% -5.0% VCOIN- 0.10	3.0 3.0	7.0% 5.0% VCOIN	V	
V _{SNVSDROP}	Dropout voltage, 2.85 V < V_{IN} < 2.9 V, 1.0 μA < I_{SNVS} < 1000 μA	_	_	110	mV	
I _{SNVSLIM}	Current limit, V _{IN} > V _{TH1}	1100	-	6750	μA	

Table 10. Static electrical characteristics - VSNVS...continued

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, $V_{SNVS} = 3.0$ V, $I_{SNVS} = 5.0 \mu$ A, typical external component values, unless otherwise noted. Typical values are characterized at $V_{IN} = 3.6$ V, $V_{SNVS} = 3.0$ V, $I_{SNVS} = 5.0 \mu$ A, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes				
VSNVS DC, S	VSNVS DC, SWITCH									
V _{LICELL}	Operating input voltage, valid coin cell range	1.8		3.3	V					
I _{SNVS}	Operating load current	1.0	_	1000	μA					
R _{DSONSNVS}	Internal switch R _{DS(on)}		—	100	Ω					

Table 11. Dynamic electrical characteristics - VSNVS

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, $V_{SNVS} = 3.0$ V, $I_{SNVS} = 5.0$ μ A, typical external component values, unless otherwise noted. Typical values are characterized at $V_{IN} = 3.6$ V, $V_{SNVS} = 3.0$ V, $I_{SNVS} = 5.0$ μ A, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
VSNVS						!
V _{SNVSTON}	Turn-on time (load capacitor, 0.47 μ F), from V _{IN} = V _{TH1} to 90% of V _{SNVS} , V _{COIN} = 0.0 V, I _{SNVS} = 5.0 μ A	_		24	ms	[1],[2]
V _{SNVSOSH}	Start-up overshoot, I _{SNVS} = 5.0 μA	-	40	70	mV	
V _{SNVSLOTR}	Transient load response, 3.2 < V _{IN} \leq 4.5 V, I _{SNVS} = 100 to 1000 μ A	2.8	_	_	V	
VTL1	V_{IN} falling threshold (V_{IN} powered to coin cell powered)	2.45	2.70	3.05	V	
VTH1	V_{IN} Rising Threshold (coin cell powered to V_{IN} powered)	2.5	2.75	3.10	V	
VHYST1	V_{IN} threshold hysteresis for $V_{\text{TH1}}\text{-}V_{\text{TL1}}$	5.0			mV	
VSNVSCROS S	Output voltage during crossover, V _{COIN} > 2.9 V, Switch to LDO: V _{IN} > V _{TH1} , I _{SNVS} = 100 μ A, LDO to Switch: V _{IN} < V _{TL1} , I _{SNVS} = 100 μ A	2.45	_	_	v	

[1] The start-up of V_{SNVS} is not monotonic. It first rises to 1.0 V and then settles to 3.0 V.

[2] From coin cell insertion to VSNVS = 1.0 V, the delay time is typically 400 ms.

Table 12. Static electrical characteristics - LDO1

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, $V_{LDOIN1} = 3.6$ V, $V_{LDO1} = 3.3$ V, $I_{LDO1} = 10$ mA, typical external component values, unless otherwise noted. Typical values are characterized at $V_{IN} = 3.6$ V, $V_{LDOIN1} = 3.6$ V, $V_{LDO1} = 3.3$ V, $I_{LDO1} = 10$ mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes		
LDO1 linear regulator								
V _{LDOIN1}	Operating input voltage • $1.8 V \le V_{LDO1NOM} \le 2.5 V$ • $2.6 V \le V_{LDO1NOM} \le 3.3 V$	2.8 V _{LDO1NOM} + 0.250	_	4.5 4.5	V	<u>(27)</u>		
V _{LDO1NOM}	Nominal output voltage	—	Table 55	—	V			
I _{LDO1}	Rated output load current	100			mA			

VR5100

Product data sheet: Technical data

Table 12. Static electrical characteristics - LDO1...continued

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, $V_{LDOIN1} = 3.6$ V, $V_{LDO1} = 3.3$ V, $I_{LDO1} = 10$ mA, typical external component values, unless otherwise noted. Typical values are characterized at $V_{IN} = 3.6$ V, $V_{LDOIN1} = 3.6$ V, $V_{LDO1} = 3.3$ V, $I_{LDO1} = 10$ mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
V _{LDO1TOL}	Output voltage tolerance, $V_{LDO1INMIN} < V_{LDOIN1} < 4.5$ V, 0.0 mA < I _{LDO1} < 100 mA, LDO1 = 1.8 V to 3.3 V	-3.0	_	3.0	%	
I _{LDO1Q}	Quiescent current, no load, change in ${\rm I}_{\rm VIN,}$ when LDO1 enabled	_	13	_	μA	
I _{LDO1LIM}	Current limit, I_{LDO1} when V_{LDO1} is forced to $V_{LDO1NOM}/2$	122	167	280	mA	

Table 13. Dynamic electrical characteristics - LDO1

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, $V_{LDOIN1} = 3.6$ V, $V_{LDO1} = 3.3$ V, $I_{LDO1} = 10$ mA, typical external component values, unless otherwise noted. Typical values are characterized at $V_{IN} = 3.6$ V, $V_{LDOIN1} = 3.6$ V, $V_{LDO1} = 3.3$ V, $I_{LDO1} = 10$ mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
LDO1 linear	regulator		1	1	1	
PSRR _{LDO1}	PSRR, I _{LDO1} = 75 mA, 20 Hz to 20 kHz • LDO1 = 1.8 V to 3.3 V, V _{LDOIN1} = V _{LDO1INMIN} + 100 mV • LDO1 = 1.8 V to 3.3 V, V _{LDOIN1} = V _{LDO1NOM} + 1.0 V	35 52	40 60	_	dB	
NOISE _{LDO1}	Output noise density, V _{LDOIN1} = V _{LDO1INMIN} , I _{LDO1} = 75 mA • 100 Hz to <1.0 kHz • 1.0 kHz to <10 kHz • 10 kHz to 1.0 MHz		-114 -129 -135	-102 -123 -130	dBV/ √Hz	
t _{ONLDO1}	Turn-On time, enable to 90% of end value, V_{LDOIN1} = $V_{LDO1INMIN}$ to 4.5 V, I_{LDO1} = 0.0 mA, all output voltage settings	60	_	500	μs	
t _{OFFLD01}	Turn-Off time, disable to 10% of initial value, $V_{LDOIN1} = V_{LDO1INMIN}$, $I_{LDO1} = 0.0$ mA	_		10	ms	
LDO1 _{OSHT}	Start-up overshoot, $V_{LDOIN1} = V_{LDO1INMIN}$ to 4.5 V, $I_{LDO1} = 0.0$ mA	_	1.0	2.0	%	

Table 14. Static electrical characteristics - LDO2

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, $V_{LDOIN2} = 3.0$ V, $V_{LDO2} = 1.55$ V, $I_{LDO2} = 10$ mA, typical external component values, unless otherwise noted. Typical values are characterized at $V_{IN} = 3.6$ V, $V_{LDOIN2} = 3.0$ V, $V_{LDO2} = 1.55$ V, $I_{LDO2} = 10$ mA and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes			
LDO2 linear regulator									
V _{LDOIN2}	Operating Input Voltage	1.75	_	3.40	V				
V _{LDO2NOM}	Nominal output voltage	—	Table 56	—	V				
I _{LDO2}	Rated output load current	250	—	—	mA				
V _{LDO2TOL}	Output voltage tolerance, 1.75 V < V _{LDOIN2} < 3.40 V, 0.0 mA < I _{LDO2} < 250 mA, LDO2 = 0.8 V to 1.55 V	-3.0	_	3.0	%				

VR5100

Product data sheet: Technical data

Table 14. Static electrical characteristics - LDO2...continued

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, $V_{LDOIN2} = 3.0$ V, $V_{LDO2} = 1.55$ V, $I_{LDO2} = 10$ mA, typical external component values, unless otherwise noted. Typical values are characterized at VIN = 3.6 V, VLDOIN2 = 3.0 V, VLDO2 = 1.55 V, I_{LDO2} = 10 mA and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
I _{LDO2Q}	Quiescent current, no load, change in I_{VIN} and $I_{VLDOIN2},$ when V_{LDO2} enabled	_	16	_	μA	
I _{LDO2LIM}	Current limit, I_{LDO2} when V_{LDO2} is forced to $V_{LDO2NOM}/2$	333	417	612	mA	

Table 15. Dynamic electrical characteristics - LDO2

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, $V_{LDOIN2} = 3.0$ V, $V_{LDO2} = 1.55$ V, $I_{LDO2} = 10$ mA, typical external component values, unless otherwise noted. Typical values are characterized at V_{IN} = 3.6 V, V_{LDOIN2} = 3.0 V, V_{LDO2} = 1.55 V, I_{LDO2} = 10 mA and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
LDO2 linear	regulator		1	1	l.	
PSRR _{LDO2}	PSRR, I _{LDO2} = 187.5 mA, 20 Hz to 20 kHz • LDO2 = 0.8 V to 1.55 V • LDO2 = 1.1 V to 1.55 V	50 37	60 45	_	dB	
NOISE _{LDO2}	Output noise density, V _{LDOIN2} = 1.75 V, I _{LDO2} = 187.5 mA • 100 Hz to <1.0 kHz • 1.0 kHz to <10 kHz • 10 kHz to 1.0 MHz		-108 -118 -124	-100 -108 -112	dBV/√Hz	
t _{onldo2}	Turn-on time, enable to 90% of end value, V_{LDO2IN} = 1.75 V to 3.4 V, I _{LDO2} = 0.0 mA	60	_	500	μs	
t _{OFFLDO2}	Turn-Off time, disable to 10% of initial value, V_{LDO2IN} = 1.75 V, I_{LDO2} = 0.0 mA	_		10	ms	
LDO2 _{OSHT}	Start-up overshoot, V_{LDO2IN} = 1.75 V to 3.4 V, I_{LDO2} = 0.0 mA	_	1.0	2.0	%	

Table 16. Static electrical characteristics – VSD

All parameters are specified at T_A = -40 °C to 105 °C, V_{IN} = 3.6 V, V18 = 1.85 V, I_{VSD} = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at V_{IN} = 3.6 V, V18 = 1.85 V, I_{VSD} = 10 mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
V18 linear ı	regulator]
V _{PVIN2}	Operating input voltage	2.8	_	4.5	V	[1]
V _{VSD}	Nominal output voltage	_	Table 58	_	V	
I _{VSD}	Rated output load current	100	_	_	mA	
V _{VSD}	Output voltage accuracy, 2.8 V < V _{IN} < 4.5 V, 0.0 mA < $\rm I_{VSD}$ < 100 mA	-3.0	_	3.0	%	
I _{VSD}	Quiescent current, no load, change in I_{VIN} and $I_{PVIN2},$ When V_{18} enabled	_	13	_	μA	
/R5100	All information provided in this document is subject to I	egal disclaimers.		-!	© NXP B.V. 2020). All rights reserve

Product data sheet: Technical data

NXP Semiconductors

Multi-Output DC/DC Regulator for Low-Power LS1 Communication Processors

Table 16. Static electrical characteristics – VSD...continued

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, V18 = 1.85 V, $I_{VSD} = 10$ mA, typical external component values, unless otherwise noted. Typical values are characterized at $V_{IN} = 3.6$ V, V18 = 1.85 V, $I_{VSD} = 10$ mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
I _{VSDLIM}	Current limit, I_{VSD} when V_{VSD} is forced to $V_{VSDNOM}/2$	122	167	280	mA	

[1] Minimum operating voltage is 2.8 V with a valid LICELL voltage (1.8 V to 3.3 V). Minimum operating voltage is 3.1 V when no voltage is applied at the LICELL pin. If operation down to 2.8 V is required for systems without a coin cell, connect the LICELL pin to any system voltage between 1.8 V and 3.3 V. This voltage can be an output from any VR5100 regulator or external system supply.

Table 17. Dynamic Electrical Characteristics - VSD

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, V18 = 1.85 V, $I_{VSD} = 10$ mA, typical external component values, unless otherwise noted. Typical values are characterized at $V_{IN} = 3.6$ V, V18 = 1.85 V, $I_{VSD} = 10$ mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
V18 LINEAR	REGULATOR				I	
PSRR _{VSD}	PSRR, I _{VSD} = 75 mA, 20 Hz to 20 kHz • V18, V _{IN} = V _{VSDNOM} + 1.0 V	52	60		dB	
NOISE _{VSD}	Output Noise Density, V _{IN} = 2.8V, I _{VSD} = 75 mA • 100 Hz – <1.0 kHz • 1.0 kHz – <10 kHz • 10 kHz – 1.0 MHz		-114 -129 -135	-102 -123 -130	dBV/√Hz	
V18 linear re	egulator (Continued)			I	1	
t _{ONVSD}	Turn-on time, enable to 90% of end value, V_{IN} = 2.8 V to 4.5 V, I_{VSD} = 0.0 mA	60		500	μs	
t _{OFFVSD}	Turn-off time, disable to 10% of initial value, V _{IN} = 2.8 V, $I_{\rm VSD}$ = 0.0 mA	_		10	ms	
VSD _{OSHT}	Start-up overshoot, V_{IN} = 2.8 V to 4.5 V, I_{VSD} = 0.0 mA	_	1.0	2.0	%	

Table 18. Static Electrical Characteristics – V33

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, $V_{33} = 3.3$ V, $I_{V33} = 10$ mA, typical external component values, unless otherwise noted. Typical values are characterized at $V_{IN} = 3.6$ V, $V_{33} = 3.3$ V, $I_{V33} = 10$ mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes			
V33 linear regulator									
V _{IN}	Operating input voltage, 2.9 V \leq V _{33NOM} \leq 3.6 V	2.8	—	4.5	V	[1] [2]			
V _{33NOM}	Nominal output voltage	_	Table 57	_	V				
I _{V33}	Rated output load current	350	—	_	mA				
V _{33TOL}	Output voltage tolerance, 2.8 V < V _{IN} < 4.5 V, 0.0 mA < I_{V33} < 350 mA, V_{33} [1:0] = 00 to 11	-3.0	_	3.0	%				
I _{V33Q}	Quiescent current, no load, change in ${\rm I}_{\rm VIN},$ When ${\rm V}_{33}$ enabled	_	13	_	μA				
I _{V33LIM}	Current limit, I_{V33} when V_{33} is forced to $V_{33NOM}/2$	435	584.5	950	mA				

[1] When the LDO output voltage is set above 2 .6 V, the minimum allowed input voltage must be at least the output voltage plus 0 .25 V for proper regulation due to the dropout voltage generated through the internal LDO transistor.

Table 19. Dynamic electrical characteristics – V33

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, $V_{33} = 3.3$ V, $I_{V33} = 10$ mA, typical external component values, unless otherwise noted. Typical values are characterized at $V_{IN} = 3.6$ V, $V_{33} = 3.3$ V, $I_{V33} = 10$ mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes		
V33 linear regulator								
PSRR _{V33}	PSRR, I_{V33} = 262.5 mA, 20 Hz to 20 kHz, V_{33} [1:0] = 00 - 11, V_{IN} = V_{33NOM} + 1.0 V	52	60	_	dB	[1]		
NOISE _{V33}	Output noise density, V _{IN} = 2.8 V, I _{V33} = 262.5 mA • 100 Hz to <1.0 kHz • 1.0 kHz to <10 kHz • 10 kHz to 1.0 MHz		-114 -129 -135	-102 -123 -130	dBV/√Hz			
t _{ONV33}	Turn-On time, enable to 90% of end value, V _{IN} = 2.8 V, to 4.5 V, I _{V33} = 0.0 mA	60	_	500	μs			
t _{OFFV33}	Turn-Off time, disable to 10% of initial value, V_{IN} = 2.8 V, I_{V33} = 0.0 mA	_	_	10	ms			
V _{33OSHT}	Start-up overshoot, V_{IN} = 2.8 V to 4.5 V, I_{V33} = 0.0 mA	—	1.0	2.0	%			

[1] Minimum operating voltage is 2.8 V with a valid LICELL voltage (1.8 V to 3.3 V). Minimum operating voltage is 3.1 V when no voltage is applied at the LICELL pin. If operation down to 2.8 V is required for systems without a coin cell, connect the LICELL pin to any system voltage between 1.8 V and 3.3 V. This voltage can be an output from any VR5100 regulator or external system supply.

Table 20. Static electrical characteristics – LDO3

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, $V_{LDOIN34} = 3.6$ V, $V_{LDO3} = 3.3$ V, $I_{LDO3} = 10$ mA, typical external component values, unless otherwise noted. Typical values are characterized at $V_{IN} = 3.6$ V, $V_{LDOIN34} = 3.6$ V, $V_{LDO3} = 3.3$ V, $I_{LDO3} = 10$ mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes		
LDO3 linear regulator								
V _{LDOIN34}	Operating input voltage • 1.8 V \leq V _{LDO3NOM} \leq 2.5 V • 2.6 V \leq V _{LDO3NOM} \leq 3.3 V	2.8 V _{LDO3NOM} + 0.250		3.6 3.6	V	[1]		
V _{LDO3NOM}	Nominal output voltage	—	Table 56	_	V			
I _{LDO3}	Rated output load current	100		_	mA			
V _{LDO3TOL}	Output voltage tolerance, V _{LDOIN34MIN} < V _{LDOIN34} < 3.6 V, 0.0 mA < I _{LDO3} < 100 mA, LDO3 = 1.8 V to 3.3 V	-3.0	_	3.0	%			
I _{LDO3Q}	Quiescent current, no load, change in I_{VIN} and $I_{VLDOIN34},$ when V_{LDO3} enabled	_	13	_	μA			
I _{LDO3LIM}	Current limit, I_{LDO3} when V_{LDO3} is forced to $V_{LDO3NOM}/2$	122	167	280	mA			

[1] Minimum operating voltage is 2.8 V with a valid LICELL voltage (1.8 V to 3.3 V). Minimum operating voltage is 3.1 V when no voltage is applied at the LICELL pin. If operation down to 2.8 V is required for systems without a coin cell, connect the LICELL pin to any system voltage between 1.8 V and 3.3 V. This voltage can be an output from any VR5100 regulator or external system supply.

Product data sheet: Technical data

^[2] Minimum operating voltage is 2.8 V with a valid LICELL voltage (1.8 V to 3.3 V). Minimum operating voltage is 3.1 V when no voltage is applied at the LICELL pin. If operation down to 2.8 V is required for systems without a coin cell, connect the LICELL pin to any system voltage between 1.8 V and 3.3 V. This voltage can be an output from any VR5100 regulator or external system supply.

Table 21. Dynamic electrical characteristics – LDO3

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, $V_{LDOIN34} = 3.6$ V, $V_{LDO3} = 3.3$ V, $I_{LDO3} = 10$ mA, typical external component values, unless otherwise noted. Typical values are characterized at $V_{IN} = 3.6$ V, $V_{LDOIN34} = 3.6$ V, $V_{LDO3} = 3.3$ V, $I_{LDO3} = 10$ mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
LDO3 linear	regulator					
PSRR _{LDO3}	PSRR, I _{LDO3} = 75 mA, 20 Hz to 20 kHz • LDO3 = 1.8 V to 3.3 V, V _{LDOIN34} = V _{LDO34INMIN} + 100 mV • LDO3 = 1.8 V to 3.3 V, V _{LDOIN34} = V _{LDO3NOM} + 1.0 V	35 52	40 60	_	dB	
NOISE _{LDO3}	Output noise density, V _{LDO34IN} = V _{LDOIN34MIN} , I _{LDO3} = 75 mA • 100 Hz to <1.0 kHz • 1.0 kHz to <10 kHz • 10 kHz to 1.0 MHz		-114 -129 -135	-102 -123 -130	dBV/√Hz	
LDO3 linear	regulator (Continued)		I	I	I	
t _{ONLDO3}	Turn-on time, enable to 90% of end value, V _{LDOIN34} = $V_{LDOIN34MIN}$ to 3.6 V, I _{LDO3} = 0.0 mA	60	_	500	μs	
t _{OFFLDO3}	Turn-off time, disable to 10% of initial value, $V_{LDOIN34} = V_{LDOIN34MIN}$, $I_{LDO3} = 0.0$ mA	_	_	10	ms	
LDO3 _{OSHT}	Start-up overshoot, $V_{LDOIN34} = V_{LDOIN34MIN}$ to 3.6 V, $I_{LDO3} = 0.0$ mA	_	1.0	2.0	%	

Table 22. Static electrical characteristics - LDO4

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, $V_{LDOIN34} = 3.6$ V, VLDO4 = 3.3 V, $I_{LDO4} = 10$ mA, typical external component values, unless otherwise noted. Typical values are characterized at $V_{IN} = 3.6$ V, $V_{LDOIN34} = 3.6$ V, $V_{LDOIN34} = 3.6$ V, $V_{LDOI} = 3.3$ V, $I_{LDO4} = 10$ mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
LDO4 LINEA	RREGULATOR	1				
V _{LDOIN34}	Operating input voltage • 1.8 V \leq V _{LDO4NOM} \leq 2.5 V • 2.6 V \leq V _{LDO4NOM} \leq 3.3 V	2.8 V _{LDO4NOM} + 0.250		3.6 3.6	V	[1]
V _{LDO4NOM}	Nominal output voltage	_	Table 56	_	V	
I _{LDO4}	Rated output load current	350	—	—	mA	
V _{LDO4TOL}	Output voltage tolerance, $V_{LDOIN34MIN} < V_{LDOIN34} < 3.6$ V, 0.0 mA < I _{LDO3} < 100 mA, VLDO4 = 1.9 V to 3.3 V	-3.0	_	3.0	%	
I _{LDO4Q}	Quiescent current, no load, change in I_{VIN} and $I_{VLDOIN34},$ When V_{LDO4} enabled	_	13	_	μA	
I _{LDO4LIM}	Current limit, I_{LDO4} when V_{LDO4} is forced to $V_{LDO4NOM}/2$	435	584.5	950	mA	
PSRR _{VLDO4}	PSRR, I _{LDO4} = 262.5 mA, 20 Hz to 20 kHz • LDO4 = 1.9 V to 3.3 V, V _{LDOIN34} = V _{LDOIN34MIN} + 100 mV • LDO4 = 1.9 V to 3.3 V, V _{LDOIN34} = V _{LDO4NOM} + 1.0 V	35 52	40 60	_	dB	

[1] Minimum operating voltage is 2.8 V with a valid LICELL voltage (1.8 V to 3.3 V). Minimum operating voltage is 3.1 V when no voltage is applied at the LICELL pin. If operation down to 2.8 V is required for systems without a coin cell, connect the LICELL pin to any system voltage between 1.8 V and 3.3 V. This voltage can be an output from any VR5100 regulator or external system supply.

Table 23. Dynamic electrical characteristics - LDO4

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, $V_{LDOIN34} = 3.6$ V, LDO4 = 3.3 V, $I_{LDO4} = 10$ mA, typical external component values, unless otherwise noted. Typical values are characterized at $V_{IN} = 3.6$ V, $V_{LDOIN34} = 3.6$ V, LDO4 = 3.3 V, $I_{LDO4} = 10$ mA, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes			
LDO4 linear regulator									
NOISE _{LDO4}	Output noise density, V _{LDOIN342} = V _{LDOIN34MIN} , I _{LDO4} = 262.5 mA • 100 Hz to <1.0 kHz • 1.0 kHz to <10 kHz • 10 kHz to 1.0 MHz		-114 -129 -135	-102 -123 -130	dBV/√Hz				
t _{ONLDO4}	Turn-on time, enable to 90% of end value, V _{LDO34IN} = $V_{LDOIN34MIN}$, 3.6 V, I _{LDO4} = 0.0 mA	60	_	500	μs				
t _{OFFLDO4}	Turn-off time, disable to 10% of initial value, $V_{LDOIN34}$ = $V_{LDOIN34MIN}$, I_{LDO4} = 0.0 mA	_	_	10	ms				
LDO4 _{OSHT}	Start-up overshoot, $V_{LDOIN34} = V_{LDOIN34MIN}$, 3.6 V, $I_{LDO4} = 0.0 \text{ mA}$	_	1.0	2.0	%				

Table 24. Static electrical characteristics - REFOUT

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, $I_{REFOUT} = 0.0$ mA, $V_{REFIN} = 1.5$ V, and typical external component values, unless otherwise noted. Typical values are characterized at $V_{IN} = 3.6$ V, $I_{REFOUT} = 0.0$ mA, $V_{REFIN} = 1.5$ V, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes			
REFOUT linear regulator									
V _{REFIN}	Operating input voltage range	1.2	—	1.65	V	[1]			
V _{REFOUT}	Output voltage, 1.2 V < V _{REFIN} < 1.65 V, 0.0 mA < I_{REFOUT} < 10 mA	_	V _{REFIN} /2	_	V				
V _{REFOUTTOL}	Output voltage tolerance, as a percentage of V _{REFIN} , 1.2 V < V _{REFIN} < 1.65 V, 0.6 mA < I _{REFOUT} < 10 mA	49.5	50	50.5	%				
I _{REFOUT}	Rated output load current	10	—	_	mA				
IREFOUTQ	Quiescent current	_	12	-	μA	[2]			
IREFOUTLM	Current limit, I_{REFOUT} when V_{REFOUT} is forced to $V_{\text{INREFOUT}}/4$	10.5	15	25	mA				

[1] When using SW3 as input, the REFOUT input voltage range specification refers to the voltage set point of SW3 and not the absolute value.

[2] When REFOUT is off there is a quiescent current of a typical 2.0 µA.

Table 25. Dynamic electrical characteristics - REFOUT

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 3.6$ V, $I_{REFOUT} = 0.0$ mA, $V_{REFIN} = 1.5$ V, and typical external component values, unless otherwise noted. Typical values are characterized at $V_{IN} = 3.6$ V, $I_{REFOUT} = 0.0$ mA, $V_{REFIN} = 1.5$ V, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes			
REFOUT linear regulator									
tonrefout	Turn-on time, enable to 90% of end value, V_{REFIN = }1.2 V to 1.65 V, I_{REFOUT} = 0.0 mA	_	_	100	μs				
toffrefout	Turn-off time, disable to 10% of initial value, V _{REFIN =} 1.2 V to 1.65 V, I _{REFOUT} = 0.0 mA	_	_	10	ms				
V _{REFOUTOSH}	Start-up overshoot, V_{REFIN} = 1.2 V to 1.65 V, I_{REFOUT} = 0.0 mA		1.0	6.0	%				

Table 26. Static electrical characteristics - Coin Cell

All parameters are specified at T_A = -40 °C to 105 °C, V_{IN} = 3.6 V, typical external component values, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
Coin cell						
V _{COINACC}	Charge voltage accuracy	-100	_	-100	mV	
I _{COINACC}	Charge current accuracy	-30	_	30	%	
I _{COIN}	Coin cell charge current • I _{COINHI} (in On mode) • I _{COINLO} (in On mode)		60 10	_	μΑ	

Table 27. Static electrical characteristics - Digital I/O

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{CCI2C} = 1.7$ V to 3.6 V, and typical external component values and full load current range, unless otherwise noted.

Pin name	Parameter	Load condition	Min.	Max.	Unit	Notes
EN	• V _L • V _H		0.0 0.8 * V _{SNVS}	0.2 * V _{SNVS} 3.6	V	
PORB	• V _{OL} • V _{OH}	-2.0 mA Open drain	0.0 0.7 * V _{CCI2C}	0.4 * V _{CCI2C} V _{CCI2C}	V	
SCL	• V _L • V _H	—	0.0 0.8 * V _{CCI2C}	0.2 * V _{CCI2C} 3.6	V	
SDA	• V _L • V _H • V _{OL} • V _{OH}	— — -2.0 mA Open drain	0.0 0.8 * V _{CCI2C} 0.0 0.7 * V _{CCI2C}	0.2 * V _{CCI2C} 3.6 0.4 * V _{CCI2C} V _{CCI2C}	V	

VR5100

Product data sheet: Technical data

Table 27. Static electrical characteristics - Digital I/O...continued

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{CCI2C} = 1.7$ V to 3.6 V, and typical external component values and full load current range, unless otherwise noted.

Pin name	Parameter	Load condition	Min.	Max.	Unit	Notes
INTB	• V _{OL} • V _{OH}	-2.0 mA Open drain	0.0 0.7 * V _{CCI2C}	0.4 * V _{CCI2C} V _{CCI2C}	V	
STBY	• V _L • V _H		0.0 0.8 * V _{SNVS}	0.2 * V _{SNVS} 3.6	V	
SD_VSEL	• V _L • V _H		0.0 0.8 * V _{CCI2C}	0.2 * V _{CCI2C} 3.6	V	
VDDOTP	• V _L • V _H		0.0 1.1	0.3 1.7	V	

Table 28. Static electrical characteristics - internal supplies

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 2.8$ V to 4.5 V, Licell = 1.8 V to 3.3 V and typical external component values. Typical values are characterized at $V_{IN} = 3.6$ V, Licell = 3.0 V, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
VDIG (digita	al core supply)					
V _{DIG}	Output voltage • ON mode • Coin cell mode and OFF mode		1.5 1.3		V	[1]
VCC (analo	g core supply)		1	1		
V _{CC}	Output voltage • ON mode and charging • Coin cell mode and OFF mode	_	2.775 0.0		V	[1]
VBG (BAND	DGAP regulator reference)				1	
V _{BG}	Output voltage at 25 °C	_	1.2		V	[1]
V _{BGACC}	Absolute trim accuracy		0.5		%	
V _{BGTACC}	Temperature drift		0.25	—	%	

[1] 3 .1 V < V_{IN} < 4.5 V, no external loading on VDIG, VCC, or VBG

Table 29. Static electrical characteristics - UVDET threshold

All parameters are specified at $T_A = -40$ °C to 105 °C, $V_{IN} = 2.8$ V to 4.5 V, Licell = 1.8 V to 3.3 V and typical external component values. Typical values are characterized at $V_{IN} = 3.6$ V, Licell = 3.0 V, and 25 °C, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
V _{IN} UVDET three	eshold			-		
V _{UVDET}	• Rising • Falling	 2.5	_	3.1	V	


7 General description

The VR5100 is a high performance, highly integrate, multi-output, SMARTMOS, DC/DC regulator solution, with integrated power MOSFETs ideally suited for the LS1 family of communications processors.

7.1 Features

This section summarizes the VR5100 features.

- Input voltage range to PMIC: 2.8 V to 4.5 V
 - Buck regulators
 - Configurable three channels
 - SW1, 3.8 A (single); 0.7 V to 1.425 V, 1.8 V, 3.3 V
 - SW2, 1.25 A; 1.50 V to 1.85 V or 2.50 V to 3.30 V
 - SW3, 1.5 A; 0.90 V to 1.65 V
 - Dynamic voltage scaling
 - Modes: PWM, PFM, APS
 - Programmable output voltage
 - Programmable current limit
 - Programmable soft start sequence
 - Programmable PWM switching frequency
 - Boost regulator
 - SWBST, 5.0 V to 5.15 V, 0.6 A, OTG support
 - Modes: PFM and Auto
 - OCP fault interrupt
 - LDOs
 - VSD, 1.8 V or 3.3 V, 100 mA, based on SD_VSEL
 - V33, 2.85 V to 3.30 V, 350 mA
 - LDO1, 1.8 V to 3.3 V, 100 mA
 - LDO2, 0.80 V to 1.55 V, 250 mA
 - LDO3, 1.8 V to 3.3 V, 100 mA
 - LDO4, 1.8 V to 3.3 V, 350 mA
- Always ON RTC regulator/switch VSNVS 3.0 V, 1.0 mA
- · Coin cell charger
- DDR memory reference voltage, REFOUT, 0.5 V to 0.9 V, 10 mA
- OTP (one time programmable) memory for device configuration, user-programmable start-up sequence and timing
- I²C interface
- User programmable Standby, Sleep/LPSR, and Off modes



7.2 Functional block diagram

8 Functional Description and Application Information

8.1 Introduction

The VR5100 is a highly integrated, low quiescent current power management IC featuring three buck regulators, one boost regulator, seven LDO regulators, and a DDR voltage reference. The VR5100 operates from an input voltage of up to 4.5 V. Output voltage, startup sequence, and other functions are set using integrated one time programmable (OTP) memory, thus providing flexibility and reducing external component count.

8.2 Power generation

The buck regulators in the VR5100 provide supply to the processor cores and to other voltage domains, such as I/O and memory. Dynamic voltage scaling is provided to allow controlled supply rail adjustments for the processor cores and other circuitry. The linear regulators in the VR5100 can be used as general purpose regulators to power peripherals and lower power processor rails.

The VSD LDO regulator supports the dual voltage requirement by high speed SD card readers. Depending on the system power path configuration, the LDO regulators can be directly supplied from the main input supply or from the switching regulators to power peripherals, such as audio, camera, Bluetooth, and Wireless LAN, etc.

Table 30 shows a summary of the voltage regulators in the VR5100.

	Product	data	sheet:	Technical	data
--	---------	------	--------	-----------	------

© NXP B.V. 2020. All rights reserved.

Supply	Output voltage (V)	Programming step size (mV)	Maximum load current (mA)
SW1	0.70 to 1.425 1.8 to 3.3	25 (N/A)	3800
SW2	1.50 to 1.85 2.50 to 3.30	50 variable	1250
SW3	0.90 to 1.65	50	1500
SWBST	5.00 to 5.15	50	600
LDO1	1.8 to 3.3	50	100
LDO2	0.80 to 1.55	50	250
VSD	1.85	50	100
V33	2.85 to 3.30	150	350
LDO3	1.8 to 3.3	100	100
LDO4	1.8 to 3.3	100	350
VSNVS	3.0	NA	1.0
REFOUT	0.5*SW3_OUT	NA	10

Table 30. VR5100 power tree

8.3 Functional description

8.3.1 Control logic and interface signals

The VR5100 is fully programmable via the I²C interface. Additional communication is provided by direct logic interfacing including INTB, PORB, STBY, EN, and SD_VSEL. Refer to <u>Table 24</u> for logic levels for these pins.

8.3.1.1 EN

EN is an input signal to the IC which generates a turn-on event. A turn-on event brings the VR5100 out of OFF and Sleep modes and into the ON mode. Refer to <u>Section 8.5</u> "<u>Modes of operation</u>" for the various modes (states) of operation of the IC. The EN pin can be configured using OTP to detect a level, or an edge using the EN_CFG bit.

- If EN_CFG = 0, the EN signal is high and VIN > UVDET, the PMIC turns on; the interrupt and sense bits, ENI and ENS respectively, is set.
- If EN_CFG = 1, VIN > UVDET and EN transitions from high to low, the PMIC turns on; the interrupt and sense bits, ENI and ENS respectively, is set.

Any regulator enabled in the Sleep mode remains enabled when transitioning from Sleep to ON, i.e., the regulator is not turned off and then on again to match the start-up sequence.

When EN_CFG = 1, the EN input can be a mechanical switch debounced through a programmable debouncer ENDBNC[1:0], to avoid a response to a very short key press. The interrupt is generated for both the falling and the rising edge of the EN pin. By default, a 31.25 ms interrupt debounce is applied to both falling and rising edges. The falling edge debounce timing can be extended with ENDBNC[1:0] as defined in the table below. The interrupt is cleared by software, or when cycling through the OFF mode.

Table 31	EN hardware	dehounce	hit	settings ^[1]
		uenounce	DIL	seungs

Bits	State	Turn on debounce (ms)	Falling edge INT debounce (ms)	Rising edge INT debounce (ms)
	00	0.0	31.25	31.25
	01	31.25	31.25	31.25
ENDBNC[1:0]	10	125	125	31.25
	11	750	750	31.25

[1] The sense bit, ENS, is not debounced and follows the state of the EN pin

8.3.1.2 STBY

STBY is an input signal to the IC. When it is asserted the part enters standby mode and when de-asserted, the part exits standby mode. STBY can be configured as active high or active low using the STBYINV bit. See <u>Standby mode</u> for more details.

Note: When operating the PMIC at V_{IN} \leq 2.85 V a coin cell must be present to provide V_{SNVS}, or the PMIC does not reliably enter and exit the STANDBY mode.

8.3.1.3 SD_VSEL

SD_VSEL is an input pin which sets the output voltage range of the VSD regulator. When SD_VSEL = HIGH, the VSD regulator operates in the lower output voltage range. When SD_VSEL = LOW, the VSD regulator operates in the higher output voltage range. The SD_VSEL input buffer is powered by the VCCI2C supply. When a valid VCCI2C voltage is not present, the output of the SD_VSEL buffer defaults to a logic high thus keeping the VSD regulator output in the lower voltage range.

8.3.2 One-time-programmable memory

One-time-programmable memory is used to store key startup parameters and regulators' configuration information. This eliminates the need to set regulator voltage and sequence using external components. The following parameters are programmable in the VR5100.

- General: I²C slave address, EN pin configuration, PORB configuration
- **Buck regulators:** Output voltage, switching frequency, regulator start-up sequence and timing
- · Boost regulator and LDOs: Output voltage, regulator start-up sequence and timing

The VR5100 starts up based on the contents of the TBBOTP registers. During power up, contents of the OTP memory are loaded on to the TBBOTP registers. There is an optional Try-before-buy mode of operation available which bypasses loading of the OTP memory onto the TBBOTP registers. Instead, regulators directly start up based on the current contents of the TBBOTP registers during this mode of operation. This mode is useful when trying to determine a suitable OTP configuration for the system. TBB mode can also be used in lieu of OTP programming provided a microcontroller can initiate the TBB sequence is available in the system.

8.3.2.1 Register naming convention

Register and bit names for the TBBOTP registers are prefixed with OTP. This is to differentiate them from functional registers, which are responsible for real-time control of regulator settings. For example, OTP_SW1_VOLT refers to the TBBOTP register associated with the voltage setting for SW1 regulator. SW1VOLT refers to the functional

register which is fed into the SW1 regulator block. During power up, contents of the OTP fuses are copied onto the OTP_SW1_VOLT register which is further copied on to the SW1VOLT register. During normal operation, writes to the OTP_SW1_VOLT register has no effect on the output voltage of the SW1 regulator. Writes to the SW1VOLT register do have an effect.

8.3.2.2 Regulator startup sequence programming

Each regulator has 3-bits or 4-bits allocated to program its start-up time slot from a turnon event; therefore, each can be placed from position one to seven or one to fifteen in the start-up sequence as shown in <u>Table 32</u>. When the sequence is code is set to 0, the regulator remains off during the startup sequence. It can be enabled using I^2C after the start up sequence is completed. The delay between each position can be programmed to be 0.5 ms or 2.0 ms as shown in <u>Table 33</u>. The start-up sequence terminates at the last programmed regulator. PORB pin is de-asserted HIGH 2.0 ms after the last utilized startup slot.

OTP_SWx_SEQ[2:0]/ OTP_ V33_SEQ[2:0]/ OTP_VSD_ SEQ[2:0]	OTP_LDOx_SEQ[3:0]	Sequence
000	0000	Off
001	0001	SEQ_CLK_SPEED * 1
010	0010	SEQ_CLK_SPEED * 2
011	0011	SEQ_CLK_SPEED * 3
100	0100	SEQ_CLK_SPEED * 4
101	0101	SEQ_CLK_SPEED * 5
110	0110	SEQ_CLK_SPEED * 6
111	0111	SEQ_CLK_SPEED * 7
—	1000	SEQ_CLK_SPEED * 8
—	1001	SEQ_CLK_SPEED * 9
_	1010	SEQ_CLK_SPEED * 10
—	1011	SEQ_CLK_SPEED * 11
—	1100	SEQ_CLK_SPEED * 12
_	1101	SEQ_CLK_SPEED * 13
_	1110	SEQ_CLK_SPEED * 14
_	1111	SEQ_CLK_SPEED * 15

Table 32. Start-up sequence

Table 33. Start-up sequence clock speed

SEQ_CLK_SPEED	Time (μs)
0	500
1	2000

8.3.2.3 EN pin configuration

The EN pin can be configured as either a level sensitive input ($EN_CFG = 0$), or as an edge sensitive input ($EN_CFG = 1$). As a level sensitive input, an active high signal turns on the part and an active low signal turns off the part, or puts it into Sleep mode. As an edge sensitive input, such as when connected to a mechanical switch, a falling edge turns on the part and if the switch is held low for greater than or equal to 4.0 seconds, the part turns off or enters Sleep mode.

Table 34. EN configuration

EN_CFG	Mode
0	EN pin HIGH = ON EN pin LOW = OFF or Sleep mode
1	EN pin pulled LOW momentarily = ON EN pin LOW for 4.0 seconds = OFF or Sleep mode

8.3.2.4 I²C address configuration

The I²C device address can be programmed from 0x08 to 0x0F. This allows flexibility to change the I²C address to avoid bus conflicts. Address bit, I2C_SLV_ADDR[3] in OTP_I2C_ADDR register is hard coded to "1" while the lower three LSBs of the I²C address (I2C_SLV_ADDR[2:0]) are programmable as shown in <u>Table 35</u>. The I²C address of the VR5100 immediately changes after write instructions to the OTP_I2C_ADDR register are complete. To continue using the default address of 0x08, set bit 7 (USE_DEFAULT_ADD) of the OTP_I2C_ADDR register.

I2C_SLV_ADDR[3] hard coded	I2C_SLV_ADDR[2:0]	I ² C device address (Hex)
1	000	0x08
1	001	0x09
1	010	0x0A
1	011	0x0B
1	100	0x0C
1	101	0x0D
1	110	0x0E
1	111	0x0F

 Table 35.
 I²C address configuration

8.3.2.5 Buck regulator soft start ramp rate

The start-up ramp rate ramp rate or soft start ramp rate of buck regulators can be chosen by using the SWDVS_CLK bit during OTP. <u>Table 36</u> shows the startup ramp rate options for the buck regulators in the VR5100.

SWDVS_CLK	Function
0	25 mV step each 2.0 μs
1	25 mV step each 4.0 μs

8.3.3 Start-up

Regulators in the VR5100 start up based on the contents of the TBBOTP registers. During cold start, contents from the OTP memory are loaded into the TBBOTP registers when VIN > UVDET. Contents of the TBBOTP registers are reloaded from the fuses during a turn-on event.

The VR5100 is available in a number of pre-programmed flavors to suit a wide variety of system configurations. Refer to <u>Table 37</u> for programming details of the different flavors. Refer to <u>Section 8.3.2 "One-time-programmable memory"</u> for a detailed explanation of the OTP block.

OTP registers	Non-programmed	Pre-programmed OTP	configuration
OTP registers	A0	A1	A2
Default I ² C Address	0x08	0x08	0x08
OTP_VSNVS_VOLT	1.0 V	3.0 V	3.0 V
OTP_SW1_VOT	0.7 V	0.9 V	1.8 V
OTP_SW1_SEQ	OFF	2	1
OTP_SW2_VOLT	1.5 V	1.8 V	1.8 V
OTP_SW2_SEQ	OFF	1	OFF
OTP_SW3_VOLT	0.9 V	1.35 V	0.9 V
OTP_SW3_SEQ	OFF	1	2
OTP_SWBST_VOLT	5.0 V	5.0 V	5.0 V
OTP_SWBST_SEQ	OFF	OFF	OFF
OTP_LDO1_VOLT	1.8 V	1.8 V	3.0 V
OTP_LDO1_SEQ	OFF	OFF	2
OTP_LDO2_VOLT	0.8 V	1.55 V	0.8 V
OTP_LDO2_SEQ	OFF	1	2
OTP_LDO3_VOLT	1.8 V	3.3 V	3.0 V
OTP_LDO3_SEQ	OFF	1	3
OTP_LDO4_VOLT	1.8 V	2.5 V	2.5 V
OTP_LDO4_SEQ	OFF	9	2
OTP_V33_VOLT	2.85 V	3.3 V	3.0 V
OTP_V33_SEQ	OFF	1	6
OTP_VSD_VOLT	1.80 V	3.3 V	3.3 V
OTP_VSD_SEQ	OFF	1	OFF
OTP_SEQ_CLK_SPEED	500 µs	2000 µs	2000 µs
OTP_SWDVS_CLK	12.5 mV/µs	12.5 mV/µs	12.5 mV/µs
OTP_EN_CFG	Level sensitive	Level sensitive	Level sensitive
OTP_SW1_FREQ	2.0 MHz	2.0 MHz	2.0 MHz
OTP_SW2_FREQ	2.0 MHz	2.0 MHz	2.0 MHz

Table 37. Start-up configuration ^[1]

VR5100

Product data sheet: Technical data


Table 37. Start-up configuration ^[1]...continued

OTP registers	Non-programmed	Pre-programmed OTP	configuration
OTF registers	A0	A1	A2
OTP_SW3_FREQ	2.0 MHz	2.0 MHz	2.0 MHz
OTP_PG_EN	PORB in Default Mode	PORB in Default Mode	PORB in Default Mode

[1] This table specifies the default output voltage of the LDOs and SWx after start-up and/or when the LDOs and SWx are enabled. REFOUT_SEQ is internally fixed to be same as SW3_SEQ. VSD voltage depends on the state of the SD_VSEL pin.

8.3.3.1 Start-up timing diagram

The startup timing of the regulators is programmable through OTP and seq_clk_speed. <u>Figure 5</u> shows the startup timing of the regulators as determined by their OTP sequence. The trimmed 32 kHz clock controls all the start-up timing.



8.3.4 16 MHz and 32 MHz clocks

The VR5100 incorporates two clocks: a trimmed 16 MHz RC oscillator and an untrimmed 32 kHz RC oscillator. The 32 kHz untrimmed clock is only used in the following conditions:

- V_{IN} < UVDET
- All regulators are in SLEEP mode
- · All regulators are in PFM switching mode

A 32 kHz clock, derived from the 16 MHz trimmed clock, is used when accurate timing is needed under the following conditions:

- During start-up, V_{IN} > UVDET
- EN_CFG = 1, for power button debounce timing

 VR5100
 All information provided in this document is subject to legal disclaimers.
 © NXP B.V. 2020. All rights reserved.

 Product data sheet: Technical data
 Rev. 6.0 — 26 October 2020
 Cotober 2020

Downloaded from Arrow.com.

When the 16 MHz is active in the ON mode, the debounce times are referenced to the 32 kHz derived from the 16 MHz clock. The exceptions are the LOWVINI and ENI interrupts, which are referenced to the 32 kHz untrimmed clock. Switching frequency of the switching regulators is derived from the trimmed 16 MHz clock.


The 16 MHz clock and hence the switching frequency of the regulators, can be adjusted to improve the noise integrity of the system. By changing the factory trim values of the 16 MHz clock, the user may add an offset as small as #3.0% of the nominal frequency. Contact your NXP representative for detailed information on this feature.

8.3.5 Internal core voltages

All regulators use the main bandgap as the reference. The main bandgap is bypassed with a capacitor at VBG. VDIG is a 1.5 V regulator which powers all the digital logic in the VR5100. VDIG is regulated at 1.28 V in Off and Coin Cell modes. The VCC supply is used to bias internal analog rails and the OTP fuses. No external DC loading is allowed on VCC, VDIG, or VBG. VDIG is kept powered as long as there is a valid supply

8.3.6 **REFOUT voltage reference**

REFOUT is an internal PMOS half supply voltage follower capable of supplying up to 10 mA. The output voltage is at one half the input voltage. It is typically used as the reference voltage for DDR memories. A filtered resistor divider is utilized to create a low frequency pole. This divider then uses a voltage follower to drive the load.



8.3.6.1 REFOUT external components

Table 38. REFOUT external components [1]

Capacitor	Capacitance (µF)
REFIN ^[2] to VHALF	0.1
VHALF to GND	0.1
REFOUT	1.0

Use X5R or X7R capacitors
 REFIN to GND 1.0 µE minimum

REFIN to GND, 1.0 µF minimum capacitance is provided by buck regulator output

Product data sheet: Technical data

8.3.7 Buck regulators

The VR5100 integrates three independent buck regulators: SW1, SW2, and SW3. Output of the buck regulators during start up is programmable through OTP. Each regulator has associated registers controlling its output voltage during On, Standby, and Sleep modes. During start-up, contents of the OTP_SWx_VOLT register is copied onto the SWxVOLT[4:0], SWxSTBY[4:0] and SWxOFF[4:0]. After boot up, contents of the SWxVOLT, SWxSTBY and SWxOFF registers can be set through I²C to set the output voltage during On, Standby, and Sleep modes respectively.




Figure 7. Generic SWx block diagram

Table 39.	SWx regulators	external	components
-----------	----------------	----------	------------

Components	Description	Values
CINSWx	SWx input capacitor	4.7 μF
CINSWxHF	SWx decoupling input capacitor	0.1 µF
COSWx	SWx output capacitor	$2 \times 22 \mu$ F (10 V or higher voltage rated capacitors) or $3 \times 22 \mu$ F (6.3 V rated capacitors)
LSWx	SWx inductor	1.5 μH
Use X5R or X7R ca	pacitors with voltage rating at least two tin	nes the nominal voltage.

8.3.7.1 Switching modes

To improve system efficiency the buck regulators can operate in different switching modes. Changing between switching modes can occur by any of the following means: I^2C programming, exiting/entering the Standby mode, exiting/entering Sleep mode, and load current variation. Available switching modes for buck regulators are presented in Table 40.

Table 40. Switching mode description

Mode	Description
OFF	The regulator is switched off and the output voltage is discharged using an internal resistor

VR5100

Product data sheet: Technical data

33 / 118

© NXP B.V. 2020. All rights reserved

Table 40. Switching mode description...continued

Mode	Description
PFM	In this mode, the regulator operates in forced PFM mode. The main error amplifier is turned off and a hysteretic comparator is used to regulate output voltage. Use this mode for load currents less than 50 mA.
PWM	In this mode, the regulator operates in forced PWM mode.
APS	In this mode, the regulator operates in pulse skipping mode at light loads and switches over to PWM modes for heavier load conditions. This is the default mode in which the regulators power up during a turn-on event.

During soft-start of the buck regulators, the controller transitions through the PFM, APS, and PWM switching modes. 3.0 ms after the output voltage reaches regulation, the controller transitions to the selected switching mode. Depending on the particular switching mode selected, additional ripple may be observed on the output voltage rail as the controller transitions between switching modes. The operating mode of the regulator in On and Standby Modes is controlled using the SWxMODE[3:0] bits associated with each regulator. Table 41 summarizes the Buck regulator programmability for Normal and Standby modes.

SWxMODE[3:0]	Normal mode	Standby mode
0000	Off	Off
0001	PWM	Off
0010	Reserved	Reserved
0011	PFM	Off
0100	APS	Off
0101	PWM	PWM
0110	PWM	APS
0111	Reserved	Reserved
1000 (default)	APS	APS
1001	Reserved	Reserved
1010	Reserved	Reserved
1011	Reserved	Reserved
1100	APS	PFM
1101	PWM	PFM
1110	Reserved	Reserved
1111	Reserved	Reserved

 Table 41. Regulator mode control

Transitioning between Normal and Standby modes can affect a change in switching modes as well as output voltage. When in Standby mode, the regulator outputs the voltage programmed in its standby voltage register and operates in the mode selected by the SWxMODE[3:0] bits. Upon exiting Standby mode, the regulator returns to its normal switching mode and its output voltage programmed in its voltage register.

Any regulators whose SWxOMODE bit is set to 1 enters Sleep mode if a EN turn-off event occurs, and any regulator whose SWxOMODE bit is set to 0 is turned off. In Sleep

mode, the regulator outputs the voltage programmed in SWxOFF registers and operates in the PFM mode. The regulator exits the Sleep mode when a turn-on event occurs. Any regulator whose SWxOMODE bit is set to 1 remains on and changes to its normal configuration settings when exiting the Sleep state to the ON state. Any regulator whose SWxOMODE bit is set to 0 is powered up with the same delay in the start-up sequence as when powering ON from Off. At this point, the regulator returns to its default ON state output voltage and switch mode settings. When Sleep mode is activated by the SWxOMODE bit, the regulator uses the set point as programmed by SW1OFF[4:0] for SW1 and by SW2OFF[2:0] for SW2, and SW3OFF[3:0] for SW3.

8.3.7.2 Dynamic voltage scaling

To reduce overall power consumption, processor core voltages can be varied depending on the mode or activity level of the processor.

- Normal operation: The output voltage is selected by I²C bits SW1[4:0] for SW1 and SW2[2:0] for SW2, and SW3[3:0] for SW3. A voltage transition initiated by I²C is governed by the DVS stepping rates shown in <u>Table 42</u>.
- Standby mode: The output voltage can be selected by I²C bits SW1STBY[4:0] for SW1 and by bits SW2STBY[2:0] for SW2, and SW3STBY[3:0] for SW3. Voltage transitions initiated by a Standby event are governed by the DVS stepping rates shown in <u>Table 42</u>.
- 3. Sleep mode: The output voltage can be higher or lower than in normal operation, but is typically selected to be the lowest state retention voltage of a given processor; it is selected by I²C bits SW1OFF[4:0] for SW1 and by bits SW2OFF[2:0] for SW2, and SW3OFF[3:0] for SW3. Voltage transitions initiated by a turn-off event are governed by the DVS stepping rates shown in <u>Table 42</u>.


Table 42. DVS speed selection for SW

SWxDVSSPEED	Function
0	25 mV step each 2.0 μs
1	25 mV step each 4.0 μs

The regulators have a strong sourcing capability and sinking capability in PWM mode, therefore the fastest rising and falling slopes are determined by the regulator in PWM mode. However, if the regulators are programmed in PFM or APS mode during a DVS transition, the falling slope can be influenced by the load. Additionally, as the current capability in PFM mode is reduced, controlled DVS transitions in PFM mode could be affected. Critically timed DVS transitions are best assured with PWM mode operation.

<u>Figure 8</u> shows the general behavior for the regulators when initiated with I²C programming, or standby control. During the DVS period the overcurrent condition on the regulator should be masked.





8.3.7.3 Regulator phase clock

The SWxPHASE[1:0] bits select the phase of the regulator clock as shown in <u>Table 43</u>. By default, each regulator is initialized at 90 $^{\circ}$ out of phase with respect to each other. For example, SW1 is set to 0 $^{\circ}$, SW2 is set to 90 $^{\circ}$, and SW3 is set to 180 $^{\circ}$ by default at power up.

Table 43. Regulator phase clock selection

SWxPHASE[1:0]	Phase of clock sent to regulator (degrees)
00	0
01	90
10	90
11	270

The SWxFREQ[1:0] register is used to set the desired switching frequency for each one of the buck regulators. <u>Table 45</u> shows the selectable options for SWxFREQ[1:0]. For each frequency, all phases are available, this allows regulators operating at different frequencies to have different relative switching phases. However, not all combinations are practical. For example, 2.0 MHz, 90 ° and 4.0 MHz, 180 ° are the same in terms of phasing. <u>Table 44</u> shows the optimum phasing when using more than one switching frequency.

Frequencies	Optimum phasing
1.0 MHz	0°
2.0 MHz	180°
1.0 MHz	0°
4.0 MHz	180°
2.0 MHz	0°
4.0 MHz	180°
1.0 MHz	0°
2.0 MHz	90°
4.0 MHz	90°

Table 44. Optimum phasing

VR5100

Product data sheet: Technical data

© NXP B.V. 2020. All rights reserved.


36 / 118

Table 45. Regulator Frequency Configuration

SWxFREQ[1:0]	Frequency
00	1.0 MHz
01	2.0 MHz (default)
10	4.0 MHz
11	Reserved

8.3.7.4 SW1

SW1 is a 3.8 A current capability for high current applications. The feedback and all other controls are accomplished by use of pin FB1 and SW1 control registers, respectively.



8.3.7.5 SW1 setup and control registers

SW1 output voltage is programmable from 0.700 V to 1.425 V in steps of 25 mV. They can additionally be programmed at 1.8 V or 3.3 V. The output voltage set point is independently programmed for Normal, Standby, and Sleep mode by setting the SW1[4:0], SW1STBY[4:0], and SW1OFF[4:0] bits respectively. <u>Table 46</u> shows the output voltage coding for SW1. Values shown in <u>Table 46</u> are also to be used during OTP programming by setting the OTP_SW1_VOLT register appropriately.

Set point	SW1 output voitage SW1[4:0] SW1STBY[4:0] SW1OFF[4:0]	SW1 output (V)	Set point	SW1[4:0] SW1STBY[4:0] SW1OFF[4:0]	SW1 output (V)
0	00000	0.700	16	10000	1.100
1	00001	0.725	17	10001	1.125
2	00010	0.750	18	10010	1.150
3	00011	0.775	19	10011	1.175
4	00100	0.800	20	10100	1.200

Table 46. SW1 output voltage configuration

VR5100

Set point	SW1[4:0] SW1STBY[4:0] SW1OFF[4:0]	SW1 output (V)	Set point	SW1[4:0] SW1STBY[4:0] SW1OFF[4:0]	SW1 output (V)
5	00101	0.825	21	10101	1.225
6	00110	0.850	22	10110	1.250
7	00111	0.875	23	10111	1.275
8	01000	0.900	24	11000	1.300
9	01001	0.925	25	11001	1.325
10	01010	0.950	26	11010	1.350
11	01011	0.975	27	11011	1.375
12	01100	1.000	28	11100	1.400
13	01101	1.025	29	11101	1.425
14	01110	1.050	30	11110	1.8
15	01111	1.075	31	11111	3.3

Table 46. SW1 output voltage configuration ... continued

Table 47 provides a list of registers used to configure and operate SW1 regulator.

Register	Address	Output
SW1VOLT	0x20	SW1 Output voltage set point in normal operation
SW1STBY	0x21	SW1 Output voltage set point on Standby
SW1OFF	0x22	SW1 Output voltage set point on Sleep
SW1MODE	0x23	SW1 Switching mode selector register
SW1CONF	0x24	SW1 DVS, phase, and frequency configuration
SW1CONF	0x32	SW1 DVS, phase, and frequency configuration

 Table 47. SW1 register summary

8.3.7.6 SW2 setup and control registers

SW2 is a single phase, 1.25 A rated buck regulator. SW2 output voltage is programmable from 1.500 V to 1.850 V in 50 mV steps if the OTP_SW2_HI bit is low or from 2.500 V to 3.300 V in 150 mV steps if the bit OTP_SW2_HI is set high. During normal operation, output voltage of the SW2 regulator can be changed through I^2C only within the range set by the OTP_SW2_HI bit. The output voltage set point is independently programmed for Normal, Standby, and Sleep mode by setting the SW2[2:0], SW2STBY[2:0] and SW2OFF[2:0] bits, respectively. Table 48 shows the output voltage coding valid for SW2.

Table 48.	SW2	output	voltage	configuration
-----------	-----	--------	---------	---------------

Low output voltage	range (OTP_SW2_HI= 0)	High output voltage range (OTP_SW2_HI=1)		
SW2[2:0] SW2STBY[2:0] SW2OFF[2:0]	SW2 output	SW2[2:0] SW2STBY[2:0] SW2OFF[2:0]	SW2 output	
000	1.500	000	2.500	
001	1.550	001	2.800	
010	1.600	010	2.850	
All information provided in this document is subject to legal disclaimers. © NXP B.V. 2020. All rights reser				

VR5100

Low output voltage	range (OTP_SW2_HI= 0)	High output voltage range (OTP_SW2_HI=1)	
SW2[2:0] SW2STBY[2:0] SW2OFF[2:0]	SW2 output	SW2[2:0] SW2STBY[2:0] SW2OFF[2:0]	SW2 output
011	1.650	011	3.000
100	1.700	100	3.100
101	1.750	101	3.150
110	1.800	110	3.200
111	1.850	111	3.300

 Table 48. SW2 output voltage configuration...continued

Setup and control of SW2 is done through the I^2C registers listed in <u>Table 49</u>.

Table 49.	SW2	register	summary
-----------	-----	----------	---------

Register	Address	Description
SW2VOLT	0x35	Output voltage set point on normal operation
SW2STBY	0x36	Output voltage set point on Standby
SW2OFF	0x37	Output voltage set point on Sleep
SW2MODE	0x38	Switching Mode selector register
SW2CONF	0x39	DVS, Phase, Frequency, and ILIM configuration

8.3.7.7 SW3 setup and control registers

SW3 output voltage is programmable from 0.90 V to 1.65 V in 50 mV steps to support different types of DDR memory as listed in <u>Table 50</u>.

SW3[3:0]	SW3 output (V)	SW3[3:0]	SW3 output (V)
0000	0.90	1000	1.30
0001	0.95	1001	1.35
0010	1.00	1010	1.40
0011	1.05	1011	1.45
0100	1.10	1100	1.50
0101	1.15	1101	1.55
0110	1.20	1110	1.60
0111	1.25	1111	1.65

 Table 50.
 SW3 output voltage configuration

Table 51 provides a list of registers used to configure and operate SW3.

Table 51. SW3 register summary

Register	Address	Output
SW3VOLT	0x3C	SW3 Output voltage set point on normal operation
SW3STBY	0x3D	SW3 Output voltage set point on Standby
SW3OFF	0x3E	SW3 Output voltage set point on Sleep


VR5100

Table 51. SW3	register	summarycontinued
---------------	----------	------------------

Register	Address	Output
SW3MODE	0x3F	SW3 Switching mode selector register
SW3CONF	0x40	SW3 DVS, phase, frequency and ILIM configuration

8.3.8 Boost regulator

SWBST is a boost regulator with a programmable output from 5.0 V to 5.15 V. SWBST can supply the VUSB regulator for the USB PHY in OTG mode, as well as the VBUS voltage. Note that the parasitic leakage path for a boost regulator causes the SWBSTOUT and FBBST voltage to be a Schottky drop below the input voltage whenever SWBST is disabled. A load switch is recommended on the output path to isolate the output for applications where this is not desired. The switching NMOS transistor is integrated on-chip. Figure 10 shows the block diagram and component connection for the boost regulator.



8.3.8.1 SWBST setup and control

Boost regulator control is done through a single register SWBSTCTL described in <u>Table 52</u>. SWBST is included in the power-up sequence if its OTP power-up timing bits, OTP_SWBST_SEQ[2:0], are not all zeros.

Name	Bit #	R/W	Default	Description
SWBST1VOLT	1:0	R/W	0Ь00	Set the output voltage for SWBST 00 = 5.000 V 01 = 5.050 V 10 = 5.100 V 11 = 5.150 V
SWBST1MODE	3:2	R	0b10	Set the Switching mode on Normal operation 00 = OFF 01 = PFM 10 = Auto (Default) ^[1] 11 = APS
UNUSED	4	_	0b0	UNUSED
SWBST1STBYMOD E	6:5	R/W	0b10	Set the Switching mode on Standby 00 = OFF 01 = PFM 10 = Auto (Default) ^[1] 11 = APS
UNUSED	7		0b0	UNUSED

Table 52. Register SWBSTCTL - ADDR 0x66

[1] In Auto mode, the controller automatically switches between PFM and APS modes depending on the load current. Regulator switches in Auto mode if enabled in the startup sequence.

8.3.8.2 SWBST external components


Table 53. SWBST external component requirements

Components	Description	Values
C _{INBST} ^[1]	SWBST input capacitor	10 µF
C _{INBSTHF} ^[1]	SWBST decoupling input capacitor	0.1 µF
C _{OSWBST} ^[1]	SWBST output capacitor	2 x 22 µF
L _{SBST}	SWBST inductor	2.2 μH
D _{BST}	SWBST boost diode	1.0 A, 20 V Schottky

[1] Use X5R or X7R capacitors

8.3.9 LDO regulators description

This section describes the LDO regulators provided by the VR5100. All regulators use the main bandgap as reference. When a regulator is disabled, the output is discharged by an internal pull-down resistor.



8.3.9.1 External components

<u>Table 54</u> lists the typical component values for the general purpose LDO regulators.

Regulator	Output capacitor (μF) ^[1]
LDO1	2.2
LDO2	4.7
LDO3	2.2
LDO4	4.7
V33	4.7
VSD	2.2

 Table 54.
 LDO external components

[1] Use X5R/X7R ceramic capacitors

8.3.9.2 Current limit protection

All the LDO regulators in the VR5100 have current limit protection. In the event of an overload condition, the regulators transitions from a voltage regulator to a current regulator regulating output current per the current limit threshold.

Additionally, if the REGSCPEN bit in <u>Table 117</u> is set, the LDO is turned off if the current limit event lasts for more than 8.0 ms. The LDO is disabled by resetting its LDOxEN bit, while at the same time, an interrupt LDOxFAULTI is generated to flag the fault to the system processor. The LDOxFAULTI interrupt is maskable through the LDOxFAULTM mask bit. By default, the REGSCPEN is not set; therefore, at start-up none of the regulators is disabled if an overloaded condition occurs. A fault interrupt, LDOxFAULTI, is generated in an overload condition regardless of the state of the REGSCPEN bit.

8.3.9.3 LDO voltage control

Each LDO is fully controlled through its respective LDOxCTL register. This register enables the user to set the LDO output voltage according to <u>Table 55</u> for LDO1 and LDO2; and uses the voltage set point on <u>Table 56</u> for LDO3 and LDO4. <u>Table 57</u> lists the voltage set points for the V33 LDO. During power-up, contents of the OTP_LDO_VOLT register is copied to the LDOxCTL registers.

LDO1[3:0] LDO2[3:0]	LDO1 output (V)	LDO2 output (V)
0000	1.80	0.80
0001	1.90	0.85
0010	2.00	0.90
0011	2.10	0.95
0100	2.20	1.00
0101	2.30	1.05
0110	2.40	1.10
0111	2.50	1.15
1000	2.60	1.20
1001	2.70	1.25
1010	2.80	1.30
1011	2.90	1.35
1100	3.00	1.40
1101	3.10	1.45
1110	3.20	1.50
1111	3.30	1.55

Table 55. LDO1, LDO2 output voltage configuration

Table 56. LDO3, LDO4 output voltage configuration

LDO3[3:0] LDO4[3:0]	LDO3 or LDO4 output (V)
0000	1.80
0001	1.90
0010	2.00
0011	2.10
0100	2.20
0101	2.30
0110	2.40
0111	2.50
1000	2.60
1001	2.70

VR5100

Product data sheet: Technical data

© NXP B.V. 2020. All rights reserved.

Table 56. LDO3, LDO4 output voltage configurationcontinued	Table 56.	LDO3, LDO4	output voltage	configurationcontinued
--	-----------	------------	----------------	------------------------

LDO3[3:0] LDO4[3:0]	LDO3 or LDO4 output (V)
1010	2.80
1011	2.90
1100	3.00
1101	3.10
1110	3.20
1111	3.30

Table 57. V33 output voltage configuration

V33[1:0]	V33 output (V)
00	2.85
01	3.00
10	3.15
11	3.30

Table 58. VSD output voltage configuration

VSD[1:0]	VSD output (V) VSD_VSEL= 0	VSD output (V) VSD_VSEL= 1
00	2.85	1.80
01	3.00	1.80
10	3.15	1.80
11	3.30	1.85

Along with the output voltage configuration, the LDOs can be enabled or disabled at anytime during normal mode operation, as well as programmed to stay "ON" or be disabled when the PMIC enters Standby mode. Each regulator has associated I²C bits for this. <u>Table 59</u> presents a summary of all valid combinations of the control bits on LDOxCTL register and the expected behavior of the LDO output.

Table 59. LDO control


LDOxEN/ V33EN/ VSD	LDOxSTBY/ V33STBY/ VSD	STANDBY ^[1]	LDOxOUT/ V33OUT/ VSD
0	X	Х	Off
1	0	Х	On
1	1	0	On
1	1	1	Off

[1] STANDBY refers to a Standby event as described earlier

8.3.10 VSNVS LDO/Switch

VSNVS powers the low power, SNVS/RTC domain on the processor. It derives its power from either VIN, or coin cell, and cannot be disabled. When powered by both, V_{IN} takes precedence when above the appropriate comparator threshold. When powered by V_{IN}, VSNVS is an LDO capable of supplying 3.0 V. When powered by coin cell, the VSNVS output tracks the coin cell voltage by means of a switch, whose maximum resistance is 100 Ω . In this case, the V_{SNVS} voltage is simply the coin cell voltage minus the voltage drop across the switch, which is 100 mV at a rated maximum load current of 1000 µA.

When the coin cell is applied for the very first time, VSNVS outputs 1.0 V. Only when V_{IN} is applied thereafter does V_{SNVS} transition to its default value. Upon subsequent removal of V_{IN} , with the coin cell attached, V_{SNVS} changes configuration from an LDO to a switch, provided certain conditions are met as described in <u>Table 60</u>.



<u>Table 60</u> provides a summary of the V_{SNVS} operation at different input voltage V_{IN} and with or without coin cell connected to the system.

 Table 60.
 SNVS modes of operation

VSNVSVOLT[2:0]	110	Mode
110	> VTH1	VIN LDO 3.0 V
110	< VTL1	Coin cell switch

8.3.10.1 VSNVS control

The V_{SNVS} output level is configured through the VSNVSVOLT[2:0] bits on VSNVSCTL register as shown in table <u>Table 61</u>.

VR5100

Table 61.	Register	VSNVSCTL	- ADDR 0x6B
-----------	----------	----------	-------------

Name	Bit #	R/W	Default	Description
VSNVSVOLT	2:0	R/W	0b000	Configures VSNVS output voltage ^[1] 000 = RSVD 001 = RSVD 010 = RSVD 011 = RSVD 100 = RSVD 101 = RSVD 110 = 3.0 V (default) 111 = RSVD
UNUSED	7:3	_	0b00000	UNUSED

[1] Only valid when a valid input voltage is present

8.3.10.2 VSNVS external components

Table 62. VSNVS external components

Capacitor	Value (μF)
VSNVS	0.47

8.3.10.3 Coin cell battery backup

The LICELL pin provides for a connection of a coin cell backup battery or a "super" capacitor. If the voltage at VIN goes below the V_{IN} threshold (VTL1), contact-bounced, or removed, the coin cell maintained logic is powered by the voltage applied to LICELL. The supply for internal logic and the VSNVS rail switches over to the LICELL pin when V_{IN} goes below VTL1, even in the absence of a voltage at the LICELL pin, resulting in clearing of memory and turning off VSNVS. Applications concerned about this behavior can tie the LICELL pin to any system voltage between 1.8 V and 3.0 V. A 0.47 μ F capacitor should be placed from LICELL to ground under all circumstances.

8.3.10.4 Coin cell charger control

The coin cell charger circuit functions as a current-limited voltage source, resulting in the CC/CV taper characteristic typically used for rechargeable Lithium-Ion batteries. The coin cell charger is enabled via the COINCHEN bit while the coin cell voltage is programmable through the VCOIN[2:0] bits on register COINCTL on <u>Table 63</u>. The coin cell charger voltage is programmable. In the ON state, the charger current is fixed at ICOINHI. In Sleep and Standby modes, the charger current is reduced to a typical 10 μ A. In the OFF state, coin cell charging is not available as the main battery could be depleted unnecessarily. The coin cell charging is stopped when V_{IN} is below UVDET.

VCOIN[2:0]	V _{COIN} (V) ^[1]	
000	2.50	
001	2.70	
010	2.80	
011	2.90	
100	3.00	

Table 63. Coin cell charger voltage

VR5100

Product data sheet: Technical data

© NXP B.V. 2020. All rights reserved.

 Vcoin Cell charger voltage...continued

 VCOIN[2:0]

 Vcoin (V)

VCOIN[2:0]	V _{COIN} (V) ^[1]
101	3.10
110	3.20
111	3.30

[1] Coin cell voltages selected based on the type of LICELL used on the system

Table 64. Register COINCTL - ADDR 0x1A

Name	Bit #	R/W	Default	Description
VCOIN	2:0	R/W	0x00	Coin cell charger output voltage selection. See Table 63 for all options selectable through these bits.
COINCHEN	3	R/W	0x00	Enable or disable the Coin cell charger
UNUSED	7:4	—	0x00	UNUSED

8.3.10.5 External components

Table 65. Coin cell charger external components

Component	Value	Units
LICELL bypass capacitor	100	nF

8.4 Power dissipation

During operation, the temperature of the die should not exceed the operating junction temperature noted in <u>Table 4</u>. To optimize the thermal management and to avoid overheating, the VR5100 provides thermal protection. An internal comparator monitors the die temperature. Interrupts THERM110, THERM120, THERM125, and THERM130 is generated when the respective thresholds specified in <u>Table 66</u> are crossed in either direction. The temperature range can be determined by reading the THERM1XXS bits in register INTSENSE0.

In the event of excessive power dissipation, thermal protection circuitry shuts down the VR5100. This thermal protection acts above the thermal protection threshold listed in <u>Table 66</u>. To avoid any unwanted power downs resulting from internal noise, the protection is debounced for 8.0 ms. This protection should be considered as a fail-safe mechanism and therefore the system should be configured so this protection is not tripped under normal conditions.

Table 66. Thermal protection thres	holds
------------------------------------	-------

Parameter	Min.	Тур.	Max.	Units
Thermal 110 °C Threshold (THERM110)	100	110	120	°C
Thermal 120 °C Threshold (THERM120)	110	120	130	°C
Thermal 125 °C Threshold (THERM125)	115	125	135	°C
Thermal 130 °C Threshold (THERM130)	120	130	140	°C
Thermal Warning Hysteresis	2.0		4.0	°C
Thermal Protection Threshold	130	140	150	°C

VR5100


Product data sheet: Technical data

© NXP B.V. 2020. All rights reserved

8.5 Modes of operation

8.5.1 State diagram

The operation of the VR5100 can be reduced to five states, or modes: ON, OFF, Sleep, Standby and Coin Cell. Figure 12 shows the state diagram of the VR5100, along with the conditions to enter and exit from each state.



To complement the state diagram in Figure 12, a description of the states is provided in following sections. Note that V_{IN} must exceed the rising UVDET threshold to allow a power up. Refer to Table 27 for the UVDET thresholds. Additionally the interrupt signal, INTB, is only active in Sleep, Standby, and ON states.

8.5.1.1 ON mode

The VR5100 enters the On mode after a turn-on event. PORB is de-asserted, and pulled high via an external pull-up resistor, in this mode of operation. To enter the On mode, VIN voltage must surpass the rising UVDET threshold and EN must be asserted. From the On mode, when the voltage at VIN drops below the undervoltage falling threshold, UVDET, the state machine transitions to the Coin Cell mode.

8.5.1.2 OFF mode

The VR5100 enters the Off mode after a turn-off event. Only VDIG and VSNVS are powered in the mode of operation. To exit the Off mode, a valid turn-on event is required. PORB is asserted, LOW, in this mode. Turn off events can be achieved using the EN pin, thermal protection, as described below.

8.5.1.3 EN pin

The EN pin is used to power off the VR5100. The EN pin can be configured with OTP to power off the PMIC under the following two conditions:

- 1. EN_CFG bit = 0, SWxOMODE bit = 0 and EN pin is low.
- EN_CFG bit = 1, SWxOMODE bit = 0, ENRSTEN = 1 and EN is held low for longer than 4.0 seconds. Alternatively, the system can be configured to restart automatically by setting the RESTARTEN bit.

8.5.1.4 Thermal protection

If the die temperature surpasses a given threshold, the thermal protection circuit powers off the PMIC to avoid damage. A turn-on event does not power on the PMIC while it is in thermal protection. The part remains in Off mode until the die temperature decreases below a given threshold. See <u>Power dissipation</u> section for more detailed information.

8.5.1.5 Standby mode

- Depending on STBY pin configuration, Standby is entered when the STBY pin is asserted. This is typically used for Low-power mode of operation.
- When STBY is de-asserted, Standby mode is exited.

A product may be designed to go into a Low-power mode after periods of inactivity. The STBY pin is provided for board level control of going in and out of such deep sleep modes (DSM). When a product is in DSM, it may be able to reduce the overall platform current by lowering the regulator output voltage, changing the operating mode of the regulators or disabling some regulators. The configuration of the regulators in Standby is pre-programmed through the I²C interface. Note that the STBY pin is programmable for Active High or Active Low polarity, and decoding of a Standby event takes into account the programmed input polarity as shown in <u>Table 67</u>. When the VR5100 is powered up first, regulator settings for the STBY pin polarity to Active Low, set the STBYINV bit via software first, and then change the regulator settings for Standby mode as required. For simplicity, STBY is generally be referred to as active high throughout this document.

STBY (pin) ^[1]	STBYINV (I ² C bit) ^[2]	STBY control ^[3]
0	0	0
0	1	1
1	0	1
1	1	0

Table 67.	STBY	pin and	polarity	control
-----------	------	---------	----------	---------

1] STBY = 0: System is not in Standby, STBY = 1: System is in Standby

[2] The state of the STBY pin only has influence in On mode

[3] Bit 6 in Power Control Register (ADDR - 0x1B)

Since STBY pin activity is driven asynchronously to the system, a finite time is required for the internal logic to qualify and respond to the pin level changes. A programmable delay is provided to hold off the system response to a Standby event. This allows the processor and peripherals some time after a standby instruction has been received to terminate processes to facilitate seamless entering into Standby mode.

When enabled (STBYDLY = 01, 10, or 11) per <u>Table 68</u>, STBYDLY delays the Standby initiated response for the entire IC, until the STBYDLY counter expires. An allowance should be made for three additional 32 kHz cycles required to synchronize the Standby event.

Table 68. STBY delay - initiated response

STBYDLY[1:0] ^[1]	Function
00	No delay
01	One 32 kHz period (default)
10	Two 32 kHz periods
11	Three 32 kHz periods

[1] 50. Bits [5:4] in power control register (ADDR - 0x1B)

8.5.1.6 Sleep/LPSR mode

- Depending on EN pin configuration, Sleep mode is entered when EN is de-asserted and SWxOMODE bit is set.
- To exit Sleep mode, assert the EN pin.

In the Sleep mode, the regulator uses the set point as programmed by SW1OFF[3:0] for SW1 and by SWxOFF[2:0] for SW2 and SW3. The activated regulators maintains settings for this mode and voltage until the next turn-on event. <u>Table 69</u> shows the control bits in Sleep mode. During Sleep mode, interrupts are active and the INTB pin reports any unmasked fault event. If LPSR is activated by requesting VDD_LPSR and VCC_GPIO to stay ON, LDO1 and LDO3 enables in Low-power mode.

Table 69.	Regulator mode	control
-----------	----------------	---------

SWxOMODE	Off operational mode (Sleep) ^[1]
0	Off
1	PFM

 For sleep mode, activated switching regulators, should use the Off mode set point as programmed by SW1OFF[4:0] for SW1 and SW2OFF[2:0] for SW2, and SW3OFF[3:0] for SW3.

8.5.1.7 Coin cell mode

In the Coin Cell state, the coin cell is the only valid power source to the PMIC. No turnon event is accepted in the Coin Cell state. Transition to the OFF state requires V_{IN} surpasses UVDET threshold. PORB is held low in this mode. If the coin cell is depleted, a complete system reset occurs. At the next application of power and the detection of a turn-on event, the system re-initializes with all I²C bits including, those resetting on COINPORB are restored to their default states.

8.5.2 State machine flow summary

<u>Table 70</u> provides a summary matrix of the VR5100 flow diagram to show the conditions needed to transition from one state to another.


Table 70.	State	machine	flow	summary
-----------	-------	---------	------	---------

				Next state		
STAT	E	OFF	Coin cell	Sleep	Standby	ON
	OFF X		V _{IN} < UVDET X		x	$EN_CFG = 0$ $EN = 1 & V_{IN} >$ $UVDET$ or $EN_CFG = 1$ $EN = 0 < 4.0 \text{ s}$ $& V_{IN} > UNDET$
	Coin cell	V _{IN} > UVDET				
		Thermal Shutdown		х		
	Sleep/ LPSR	EN_CFG = 1 EN = 0 ≥ 4.0 s Any SWxOMODE = 1 & ENRSTEN = 1	V _{IN} < UVDET	LPSR (DO1 & DO3 or V33 Enabled) if LDO1OMODE =1 & LDO3OMODE=1 or V33OMODE=1	x	$EN_CFG = 0 EN = 1 & V_{IN} > UVDET or EN_CFG = 1 EN = 0 < 4.0 s & V_{IN} > UNDET$
		Thermal Shutdown		EN_CFG = 0		
Initial state	Standby	EN_CFG = 0 EN = 0 All SWxOMODE = 0 or EN_CFG = 1 EN = 0 \ge 4.0 s All SWxOMODE = 0 & ENRSTEN = 1	V _{IN} < UVDET	EN = 0 Any SWxOMODE = 1 or EN_CFG = 1 EN = $0 \ge 4.0$ s Any SWxOMODE = 1 & ENRSTEN = 1	x	Standby de- asserted
	ON	Thermal Shutdown $EN_CFG = 0$ EN = 0 All SWXOMODE = 0 or $EN_CFG = 1$ $EN = 0 \ge 4.0 \text{ s}$ All SWXOMODE = 0 & ENRSTEN = 1	V _{IN} < UVDET	$EN_CFG = 0$ EN = 0 Any SWxOMODE = 1 or $EN_CFG = 1$ $EN = 0 \ge 4.0 \text{ s}$ Any SWxOMODE = 1 1 & ENRSTEN = 1	Standby asserted	X


VR5100


8.5.3 Performance characteristic curves


 $(V_{IN} = 3.6 \text{ V}, \text{SW1}_{OUT} = 1.0 \text{ V}; \text{SW2}_{OUT} = 1.8 \text{ V}, \text{SW3}_{OUT} = 1.0 \text{ V}, \text{SWBST}_{OUT} = 5.0 \text{ V}, \text{Switching frequency} = 2.0 \text{ MHz}, \text{Mode} = \text{APS}; \text{LDO1}_{OUT} = 1.8 \text{ V}, \text{LDO2}_{OUT} = 1.0 \text{ V}, \text{LDO3}_{OUT} = 1.8 \text{ V}, \text{LDO4}_{OUT} = 1.8 \text{ V}, \text{V33}_{OUT} = 3.3 \text{ V}, \text{VSD}_{OUT} = 3.3 \text{ V}, \text{unless otherwise noted}$












100

80


60

efficiency

(%)



Multi-Output DC/DC Regulator for Low-Power LS1 Communication Processors



8.6 Control interface I²C block description

aaa-039036

Vout = 0.9 V Vout = 1.2 V

Vout =1.65 V

The VR5100 contains an I²C interface port which allows access by a processor, or any I²C master, to the register set. Via these registers the resources of the IC can be controlled. The registers also provide status information about how the IC is operating.

The SCL and SDA lines should be routed away from noisy signals and planes to minimize noise pick up. To prevent reflections in the SCL and SDA traces from creating false pulses, the rise and fall times of the SCL and SDA signals must be greater than 20 ns. This can be accomplished by reducing the drive strength of the I²C master via software. It is recommended to use a drive strength of 80 Ω or higher to increase the edge times. Alternatively, this can be accomplished by using small capacitors from SCL and SDA to ground. For example, use 5.1 pF capacitors from SCL and SDA to ground for bus pull-up resistors of 4.8 kΩ.

8.6.1 I²C device ID

I²C interface protocol requires a device ID for addressing the target IC on a multi-device bus. The I^2C address is set to 0x08.

VR5100

8.6.2 I²C operation


The I²C mode of the interface is implemented generally following the Fast mode definition which supports up to 400 kbits/s operation (exceptions to the standard are noted to be 7-bit only addressing and no support for General Call addressing.)

The I²C interface is configured in Slave mode. Timing diagrams, electrical specifications, and further details can be found in the I²C specification, which is available for download at: http://www.nxp.com/acrobat_download/literature/9398/39340011.pdf

I²C read operations are also performed in byte increments separated by an ACK. Read operations also begin with the MSB and each byte is sent out unless a STOP command or NACK is received prior to completion.

VR5100 only supports single-byte I²C transactions for read and write. The host initiates and terminates all communication. The host sends a master command packet after driving the start condition. The device responds to the host if the master command packet contains the corresponding slave address. In the following examples, the device is shown always responding with an ACK to transmissions from the host. If at any time a NACK is received, the host should terminate the current transaction and retry the transaction.

VR5100 uses the "repeated start" operation for reads as shown in Figure 36.



8.6.3 Interrupt handling

The system is informed about important events based on interrupts. Unmasked interrupt events are signaled to the processor by driving the INTB pin low. Each interrupt is latched so even if the interrupt source becomes inactive, the interrupt remains set until cleared. Each interrupt can be cleared by writing a 1" to the appropriate bit in the Interrupt Status register; this causes the INTB pin to go high. If there are multiple interrupt bits set the INTB pin remains low until all are either masked or cleared. If a new interrupt occurs while the processor clears an existing interrupt bit, the INTB pin remains low.

VR5100

Each interrupt can be masked by setting the corresponding mask bit to a 1. As a result, when a masked interrupt bit goes high, the INTB pin does not go low. A masked interrupt can still be read from the Interrupt Status register. This gives the processor the option of polling for status from the IC. The IC powers up with all interrupts masked, so the processor must initially poll the device to determine if any interrupts are active. Alternatively, the processor can unmask the interrupt bits of interest. If a masked interrupt bit was already high, the INTB pin goes low after unmasking.

The sense registers contain status and input sense bits so the system processor can poll the current state of interrupt sources. They are read only, and not latched or clearable. Interrupts generated by external events are debounced; therefore, the event needs to be stable throughout the debounce period before an interrupt is generated. Nominal debounce periods for each event are documented in the INT summary <u>Table 71</u>. Due to the asynchronous nature of the debounce timer, the effective debounce time can vary slightly.

8.6.4 Interrupt bit summary

<u>Table 71</u> summarizes all interrupt, mask, and sense bits associated with INTB control. For more detailed behavioral descriptions, refer to the related chapters.

Interrupt	Mask	Sense	Purpose	Trig- ger	Debounce time (ms)
LOWVINI	LOWVINM	LOWVINS	Low input voltage detect Sense is 1 if below 2.70 V threshold	H to L	3.9 ^[1]
ENI	ENM	ENS	Power on button event	H to L	31.25 ^[1]
		LING	Sense is 1 if EN is high.	L to H	31.25
THERM110	THERM110M	THERM110S	Thermal 110 °C threshold Sense is 1 if above threshold	Dual	3.9
THERM120	THERM120M	THERM120S	Thermal 120 °C threshold Sense is 1 if above threshold	Dual	3.9
THERM125	THERM125M	THERM125S	Thermal 125 °C threshold Sense is 1 if above threshold	Dual	3.9
THERM130	THERM130M	THERM130S	Thermal 130 °C threshold Sense is 1 if above threshold	Dual	3.9
SW1FAULTI	SW1FAULTM	SW1FAULTS	Regulator 1 overcurrent limit Sense is 1 if above current limit	L to H	8.0
SW2FAULTI	SW2FAULTM	SW2FAULTS	Regulator 2 overcurrent limit Sense is 1 if above current limit	L to H	8.0

Table 71. Interrupt, mask, and sense bits

Table 71.	Interrupt,	mask,	and	sense	bits	continued
-----------	------------	-------	-----	-------	------	-----------

Interrupt	Mask	Sense	Purpose	Trig- ger	Debounce time (ms)
SW3FAULTI	SW3FAULTM	SW3FAULTS	Regulator 3 overcurrent limit Sense is 1 if above current limit	L to H	8.0
SWBSTFAU LTI	SWBSTFAUL TM	SWBSTFAUL TS	SWBST overcurrent limit Sense is 1 if above current limit	L to H	8.0
LDO1FAUL TI	LDO1FAULT M	LDO1FAULTS	LDO1 overcurrent limit Sense is 1 if above current limit	L to H	8.0
LDO2FAUL TI	LDO2FAULT M	LDO2FAULTS	LDO2 overcurrent limit Sense is 1 if above current limit	L to H	8.0
VSDFAULTI	VSDFAULTM	VSDFAULTS	VSD overcurrent limit Sense is 1 if above current limit	L to H	8.0
V33FAULTI	V33FAULTM	V33FAULTS	V33 overcurrent limit Sense is 1 if above current limit	L to H	8.0
LDO3FAUL TI	LDO3FAULT M	LDO1FAULTS	LDO3 overcurrent limit Sense is 1 if above current limit	L to H	8.0
LDO4FAUL TI	LDO4FAULT M	LDO4FAULTS	LDO4 overcurrent limit Sense is 1 if above current limit	L to H	8.0
OTP_ECCI	OTP_ECCM	OTP_ECCS	1 or 2 bit error detected in OTP registers Sense is 1 if error detected	L to H	_
OTP_ AUTO_ BLOW	OTP_AUTO_ BLOWM	OTP_AUTO_ BLOWS	Interrupt to indicate completion of fuse auto blow	L to H	_

[1] Debounce timing for the falling edge can be extended with ENDBNC[1:0]

A full description of all interrupt, mask, and sense registers is provided in <u>Table 72</u> to <u>Table 83</u>.

Table 72. Register INTSTAT0 - ADDR 0x05

Name	Bit #	R/W	Default	Description
ENI	0	R/W1C	0	Power on interrupt bit
LOWVINI	1	R/W1C	0	Low-voltage interrupt bit
THERM110I	2	R/W1C	0	110 °C thermal interrupt bit
THERM120I	3	R/W1C	0	120 °C thermal interrupt bit
THERM125I	4	R/W1C	0	125 °C thermal interrupt bit
THERM130I	5	R/W1C	0	130 °C thermal interrupt bit

VR5100

Product data sheet: Technical data

© NXP B.V. 2020. All rights reserved.

Table 72. Register INTSTAT0 - ADDR 0x05...continued

Name	Bit #	R/W	Default	Description
Unused	7:6		0b00	Unused

Table 73. Register INTMASK0 - ADDR 0x06

Name	Bit #	R/W	Default	Description
ENM	0	R/W1C	1	Power on interrupt mask bit
LOWVINM	1	R/W1C	1	Low-voltage interrupt mask bit
THERM110M	2	R/W1C	1	110 °C thermal interrupt mask bit
THERM120M	3	R/W1C	1	120 °C thermal interrupt mask bit
THERM125M	4	R/W1C	1	125 °C thermal interrupt mask bit
THERM130M	5	R/W1C	1	130 °C thermal interrupt mask bit
Unused	7:6	—	0b00	Unused

Table 74. Register INTSENSE0 - ADDR 0x07

Name	Bit #	R/W	Default	Description
ENS	0	R	0	Power on sense bit 0 = EN low 1 = EN high
LOWVINS	1	R	0	Low voltage sense bit 0 = VIN > 2.7 V $1 = VIN \le 2.7 V$
THERM110S	2	R	0	110 °C Thermal sense bit0 = Below threshold1 = Above threshold
THERM120S	3	R	0	120 °C Thermal sense bit 0 = Below threshold 1 = Above threshold
THERM125S	4	R	0	125 °C thermal sense bit 0 = Below threshold 1 = Above threshold
THERM130S	5	R	0	130 °C thermal sense bit 0 = Below threshold 1 = Above threshold
ICTESTS	6	R	0	0 = ICTEST pin is grounded 1 = ICTEST to VDIG or greater
VDDOTPS	7	R	0	Additional VDDOTP voltage sense pin 0 = VDDOTP grounded 1 = VDDOTP to VDIG or greater

VR5100

Name	Bit #	R/W	Default	Description
SW1FAULTI	0	R/W1C	0	SW1 overcurrent interrupt bit
SW1FAULTI	1	R/W1C	0	SW1 overcurrent interrupt bit
Unused	2	R/W1C	0	Unused
SW2FAULTI	3	R/W1C	0	SW2 overcurrent interrupt bit
SW3FAULTI	4	R/W1C	0	SW3 overcurrent interrupt bit
Unused	5	R/W1C	0	Unused
Unused	6	R/W1C	0	Unused
Unused	7	—	0	Unused

Table 76. Register INTMASK1 - ADDR 0x09

Name	Bit #	R/W	Default	Description
SW1FAULTM	0	R/W	1	SW1 overcurrent interrupt mask bit
SW1FAULTM	1	R/W	1	SW1 overcurrent interrupt mask bit
Unused	2	R/W	1	Unused
SW2FAULTM	3	R/W	1	SW2 overcurrent interrupt mask bit
SW3FAULTM	4	R/W	1	SW3 overcurrent interrupt mask bit
Unused	5	R/W	1	Unused
Unused	6	R/W	1	Unused
Unused	7	—	0	Unused

Table 77. Register INTSENSE1 - ADDR 0x0A

Name	Bit #	R/W	Default	Description
SW1FAULTS	0	R	0	SW1 overcurrent sense bit 0 = Normal operation 1 = Above current limit
Unused	1	R	0	Unused
SW1FAULTS	2	R	0	SW1 overcurrent sense bit 0 = Normal operation 1 = Above current limit
SW2FAULTS	3	R	0	SW2 overcurrent sense bit 0 = Normal operation 1 = Above current limit
SW3FAULTS	4	R	0	SW3 overcurrent sense bit 0 = Normal operation 1 = Above current limit
Unused	5	R	0	Unused
Unused	6	R	0	Unused

VR5100

Table 77. Register INTSENSE1 - ADDR 0x0A...continued

Name	Bit #	R/W	Default	Description
Unused	7		0	Unused

Table 78. Register INTSTAT3 - ADDR 0x0E

Name	Bit #	R/W	Default	Description
SWBSTFAULTI	0	R/W1C	0	SWBST overcurrent limit interrupt bit
Unused	1		0b0	Unused
Unused	2		0b0	Unused
Unused	5:3		0b0	Unused
OTP AUTO BLOW	6	R/W1C	0b0	High after Auto Fuse Blow Sequence is completed
OTP_ECCI	7	R/W1C	0	OTP error interrupt bit

Table 79. Register INTMASK3 - ADDR 0x0F

Table Fer Register In					
Name	Bit #	R/W	Default	Description	
SWBSTFAULTM	0	R/W	1	SWBST overcurrent limit interrupt mask bit	
Unused	1	_	0	Unused	
Unused	2	_	1	Unused	
Unused	5:3	—	0b000	Unused	
OTP_AUTO_BLOW_ DONE_M	6	R/W	1	OTP auto blow mask bit	
OTP_ECCM	7	R/W	1	OTP error interrupt mask bit	

Table 80. Register INTSENSE3 - ADDR 0x10

Name	Bit #	R/W	Default	Description
SWBSTFAULTS	0	R	0	SWBST overcurrent limit sense bit 0 = Normal operation 1 = Above current limit
Unused	1	—	0b0	Unused
Unused	2	_	0	Unused
Unused	5:3	—	0b000	Unused
OTP_AUTO_BLOW_ DONE_S	6	R	0	OTP auto blow sense bit. This bit is high while the auto blow sequence is running. Do not read/write the OTP TBB registers while this bit is 1.
OTP_ECCS	7	R	0	OTP error sense bit 0 = No error detected 1 = OTP error detected

VR5100

All information provided in this document is subject to legal disclaimers.

Table 81.	Register	INTSTAT4 -	ADDR 0x11
-----------	----------	-------------------	-----------

Name	Bit #	R/W	Default	Description
LDO1FAULTI	0	R/W1C	0	LDO1 overcurrent interrupt bit
LDO2FAULTI	1	R/W1C	0	LDO2 overcurrent interrupt bit
VSDFAULTI	2	R/W1C	0	VSD overcurrent interrupt bit
V33FAULTI	3	R/W1C	0	V33 overcurrent interrupt bit
LDO3FAULTI	4	R/W1C	0	LDO3 overcurrent interrupt bit
LDO4FAULTI	5	R/W1C	0	LDO4 overcurrent interrupt bit
Unused	7:6	-	0b00	Unused

Table 82. Register INTMASK4 - ADDR 0x12

Name	Bit #	R/W	Default	Description
LDO1FAULTM	0	R/W	1	LDO1 overcurrent interrupt mask bit
LDO2FAULTM	1	R/W	1	LDO2 overcurrent interrupt mask bit
VSDFAULTM	2	R/W	1	VSD overcurrent interrupt mask bit
V33FAULTM	3	R/W	1	V33 overcurrent interrupt mask bit
LDO3FAULTM	4	R/W	1	LDO3 overcurrent interrupt mask bit
LDO4FAULTM	5	R/W	1	LDO4 overcurrent interrupt mask bit
Unused	7:6	—	0b00	Unused

Table 83. Register INTSENSE4 - ADDR 0x13

Name	Bit #	R/W	Default	Description
LDO1FAULTS	0	R	0	LDO1 overcurrent sense bit 0 = Normal operation 1 = Above current limit
LDO2FAULTS	1	R	0	LDO2 overcurrent sense bit 0 = Normal operation 1 = Above current limit
VSDFAULTS	2	R	0	VSD overcurrent sense bit 0 = Normal operation 1 = Above current limit
V33FAULTS	3	R	0	V33 overcurrent sense bit 0 = Normal operation 1 = Above current limit
LDO3FAULTS	4	R	0	LDO3 overcurrent sense bit 0 = Normal operation 1 = Above current limit
LDO4FAULTS	5	R	0	LDO4 overcurrent sense bit 0 = Normal operation 1 = Above current limit

VR5100

Table 83. Register INTSENSE4 - ADDR 0x13...continued

Name	Bit #	R/W	Default	Description
Unused	7:6	—	0b00	Unused

8.6.5 Specific registers

8.6.5.1 IC and version identification

The IC and other version details can be read via identification bits. These are hard-wired on the chip and described in <u>Table 84</u> to <u>Table 86</u>.

Table 84. Register DEVICEID - ADDR 0x00

Name	Bit #	R/W	Default	Description
DEVICEID	3:0	R	0x0	0000 = VR5100
FAMILY	7:4	R	0x3	0011 = VR5100

Table 85. Register SILICON REV- ADDR 0x03

Name	Bit #	R/W	Default	Description
METAL_LAYER_ REV	3:0	R	0x0	Represents the metal mask revision Pass 0.0 = 0000 Pass 0.15 = 1111
FULL_LAYER_REV	7:4	R	0x1	Represents the full mask revision Pass 1.0 = 0001 Pass 15.0 = 1111

Table 86. Register FABID - ADDR 0x04

Name	Bit #	R/W Default Descrip		Description
FIN	1:0	R	0b00	Allows for characterizing different options within the same reticule
FAB	3:2	R	0b00	Represents the wafer manufacturing facility
Unused	7:4	R	0b0000	Unused

8.6.5.2 Embedded Memory

There are four register banks of general purpose embedded memory to store critical data. The data written to MEMA[7:0], MEMB[7:0], MEMC[7:0], and MEMD[7:0] is maintained by the coin cell when the main battery is deeply discharged, removed, or contact-bounced. The contents of the embedded memory are reset by COINPORB. The banks can be used for any system need for bit retention with coin cell backup.

Table 87. Register MEMA ADDR 0x1C

Name	Bit #	R/W	Default	Description
MEMA	7:0	R/W	0x00	Memory bank A

VR5100

Product data sheet: Technical data

© NXP B.V. 2020. All rights reserved.

Table 88. Register MEMB ADDR 0x1D

Name	Bit #	R/W	Default	Description
MEMB	7:0	R/W	0x00	Memory bank B

Table 89. Register MEMC ADDR 0x1E

Name	Bit #	R/W	Default	Description
MEMC	7:0	R/W	0x00	Memory bank C

Table 90. Register MEMD ADDR 0x1F

Name	Bit #	R/W	Default	Description
MEMD	7:0	R/W	0x00	Memory bank D

8.6.5.3 Register descriptions

This section describes all the VR5100 registers and their individual bits. Address order is as listed in Register map Section 8.6.6.1 "Register map".

8.6.5.3.1 Interrupt status register 0 (INTSTAT0)

INSTAT0 is one of the four status interrupt registers. This register contains six status flags. Write a logic 1 to clear a flag.

Table 91. Status interrupt register 0 (INTSTAT0)

		Address	s: 0x05 function	Access: user read/write ^[1]				
	7	6	5	4	3	2	1	0
R W	_		THERM130I	THERM125I	THERM120I	THERM110I	LOWVINI	ENNI
Default	0	0	0	0	0	0	0	0
'" = Unimplemented or reserved								

[1] Read: Anytime Write: Anytime

Table 92. INTSTAT0 Field descriptions

Field	Description	
5 THER M130I	 130 °C Thermal interrupt bit — THERM130I is set to 1 when the THERM130 threshold specified in is crossed in either direction (bi-directional). This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 Die temperature has not crossed THERM130 threshold. 1 Die temperature has crossed THERM130 threshold. 	
4 THER	125 °C Thermal interrupt bit — THERM125I is set to 1 when the THERM125 threshold specified in is crossed in either direction (bi-directional). This flag can only be cleared by writing a 1. Writing a 0 has no effect.	
M125I	0 Die temperature has not crossed THERM125 threshold.	
	1 Die temperature has crossed THERM125 threshold.	
VR5100	All information provided in this document is subject to legal disclaimers. © NXP B.V. 2020. All rights re	eserved.

Table 92. INTSTAT0 Field descriptions...continued

Field	Description
3 THER M120I	 120 °C Thermal interrupt bit — THERM120I is set to 1 when the THERM120 threshold specified in is crossed in either direction (bi-directional). This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 Die temperature has not crossed THERM120 threshold. 1 Die temperature has crossed THERM120 threshold.
2 THER M110I	 110 °C Thermal interrupt bit — THERM110I is set to 1 when the THERM110 threshold specified in is crossed in either direction (bi-directional). This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 Die temperature has not crossed THERM110 threshold. 1 Die temperature has crossed THERM110 threshold.
1 LOWVINI	Low-voltage interrupt bit — LOWVINI is set to 1 when a low-voltage event occurs on VIN. This flag can only be cleared by writing a 1. Writing a 0 has no effect. $0 V_{IN} > 2.7 V$ (typical) $1 V_{IN} < 2.7 V$ (typical)
0 ENI	 Power on interrupt bit —ENI is set to 1 when the turn on event occurs. This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 Power on has not occurred. 1 Power on has occurred.

8.6.5.3.2 Interrupt status mask register 0 (INTMASK0)

INTMASK0 is the mask register for the status interrupt register INTSTAT0. Write a logic 0 to a bit to unmask the corresponding interrupt. When unmasked, the corresponding interrupt state is reflected on the INTB pin.

Table 93. Interrupt status mask register 0 (INTMASK0)

		Address: 0x0	Access: user read/write ^[1]					
	7	6	5	4	3	2	1	0
R W	_	_	THER M130M	THER M125M	THER M120M	THER M110M	LOWVINM	ENM
Default	0	0	1	1	1	1	1	1
'" = Unimplemented or reserved								

[1] Read: Anytime

Write: Anytime

Table 94. INTMASK0 field descriptions

Field	Description
5	130 °C thermal interrupt mask bit
THER	0 THERM130I unmasked
M130M	1 THERM130I masked
4	125 °C thermal interrupt mask bit
THER	0 THERM125I unmasked
M125M	1 THERM125I masked

Table 94. INTMASK0 field descriptions...continued

Field	Description
3 THER M120M	120 °C thermal interrupt mask bit 0 THERM120I unmasked 1 THERM120I masked
2 THER M110M	110 °C thermal interrupt mask bit 0 THERM110I unmasked 1 THERM110I masked
1 LOWVINM	Low-voltage interrupt mask bit 0 LOWVINI unmasked 1 LOWVINI masked
0 ENM	Power on interrupt mask bit 0 ENI unmasked 1 ENI masked

8.6.5.3.3 Interrupt sense register 0 (INTSENSE0)

This register has seven read-only sense bits. These sense bits reflects the actual state of the corresponding function.

Table 95. Interrupt sense register 0 (INTSENSE0)

Address: 0x07 functional page						Access: user read-only ^[1]		
	7	6	5	4	3	2	1	0
R	VDDOTPS		THER M130S	THER M125S	THER M120S	THER M110S	LOWVINS	ENS
W								
Default	X ^[2]	0	X ^[3]	X ^[3]	X ^[3]	X ^[3]	X ^[4]	X ^[5]
'" = Unimplemented or reserved								

Read: Anytime Default value depends on the initial VDDOTP pin state. [1] [2]

Default value depends on the initial VDDOTE pur state. Default value depends on the initial temperature of the die Default value depends on the initial VIN voltage [3] [4] [5]

Default value depends on the initial EN pin state

Table 96. INTSENSE0 field descriptions

Field	Description
7 VDDOTPS	VDDOTP voltage sense bit 0 VDDOTP grounded. 1 VDDOTP to VDIG or greater.
5 THER M130S	130 °C thermal interrupt sense bit0 Die temperature below THERM130 threshold.1 Die temperature above THERM130 threshold.
4 THER M125S	125 °C thermal interrupt sense bit0 Die temperature below THERM125 threshold.1 Die temperature has crossed THERM125 threshold.

Table 96. INTSENSE0 field descriptions...continued

Field	Description
3 THER M120S	120 °C thermal interrupt sense bit0 Die temperature below THERM120 threshold.1 Die temperature has crossed THERM120 threshold.
2 THER M110S	110 °C thermal interrupt sense bit0 Die temperature below THERM110 threshold.1 Die temperature has crossed THERM110 threshold.
1 LOWVINS	Low-voltage interrupt sense bit 0 V _{IN} > 2.7 V (typical) 1 V _{IN} < 2.7 V (typical)
0 ENS	Power on interrupt sense bit 0 EN low. 1 EN high.

8.6.5.3.4 Interrupt status register 1 (INTSTAT1)

INSTAT1 is one of the four status interrupt registers. This register contains four status flags. Write a logic 1 to clear a flag.

Table 97. Status interrupt register 1 (INTSTAT1)

		Address: 0x0	Access: user read/write ^[1]							
	7	6	5	4	3	2	1	0		
R			_	SW3FAULTI	SW2FAULTI		SW1FAULTI	SW1FAULTI		
W										
Default	0	0	0	0	0	0	0	0		
"—" = Un	"—" = Unimplemented or reserved									

[1] Read: Anytime Write: Anytime

Table 98. INTSTAT1 field descriptions

Field	Description
4 SW3F AULTI	 SW3 overcurrent interrupt bit — SW3FAULTI is set to 1 when the SW3 regulator is in current limit protection. This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 SW3 in normal operation 1 SW3 above current limit
3 SW2F AULTI	 SW2 overcurrent interrupt bit — SW2FAULTI is set to 1 when the SW2 regulator is in current limit protection. This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 SW2 in normal operation 1 SW2 above current limit
1 SW1F AULTI	 SW1 overcurrent interrupt bit — SW1FAULTI is set to 1 when the SW1 regulator is in current limit protection. This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 SW1 in normal operation 1 SW1 above current limit

Table 98. INTSTAT1 field descriptions...continued

Field	Description
0 SW1F AULTI	 SW1 overcurrent interrupt bit — SW1FAULTI is set to 1 when the SW1 regulator is in current limit protection. This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 SW1 in normal operation 1 SW1 above current limit

8.6.5.3.5 Interrupt status mask register 1 (INTMASK1)

INTMASK1 is the mask register for the status interrupt register INTSTAT1. Write a logic 0 to a bit to unmask the corresponding interrupt. When unmasked, the corresponding interrupt state is reflected on the INTB pin.

Table 99. Interrupt status mask register 1 (INTMASK1)

		Address: 0x0	Access: user read/write ^[1]					
	7	6	5	4	3	2	1	0
R				SW3F	SW2F		SW1F	SW1F
W				AULTM	AULTM		AULTM	AULTM
Default	0	0	0	1	1	0	1	1
"—" = Uni	mplemented	or reserved		1	1	1	1	1

[1] Read: Anytime Write: Anytime

Table 100. INTMASK1 field descriptions

Field	Description
4	SW3 overcurrent interrupt mask bit
SW3F	0 SW3FAULTI Unmasked
AULTM	1 SW3FAULTI Masked
3	SW2 overcurrent interrupt mask bit
SW2F	0 SW2FAULTI Unmasked
AULTM	1 SW2FAULTI Masked
1	SW1 overcurrent interrupt mask bit
SW1F	0 SW1FAULTI Unmasked
AULTM	1 SW1FAULTI Masked
0	SW1 overcurrent interrupt mask bit
SW1F	0 SW1FAULTI Unmasked
AULTM	1 SW1FAULTI Masked

8.6.5.3.6 Interrupt sense register 1 (INTSENSE1)

This register has four read-only sense bits. These sense bits reflect the actual state of the corresponding function.

Table 101.	Interrupt	sense	register 1	(INTSENSE1)
	monupe	001100	rogiotor r	

Address: 0x0A functional page						ss: user read-o	nly ^[1]
7	6	5	4	3	2	1	0

VR5100

Product data sheet: Technical data

© NXP B.V. 2020. All rights reserved.

NXP Semiconductors

Multi-Output DC/DC Regulator for Low-Power LS1 Communication Processors

Table 101. Interrupt sense register 1 (INTSENSE1)...continued

R	_	_	_	SW3F AULTS	SW2F AULTS		SW1F AULTS	SW1F AULTS	
W									
Default	0	0	0	X ^[2]	X ^[2]	0	X ^[2]	X ^[2]	
"—" = Un	"—" = Unimplemented or reserved								

[1] Read: Anytime

[2] Default value depends on the regulator initial state

Table 102. INTSENSE1 field descriptions

Field	Description
4	SW3 overcurrent sense bit
SW3F	0 SW3 in normal operation
AULTS	1 SW3 above current limit
3	SW2 overcurrent sense bit
SW2F	0 SW2 in normal operation
AULTS	1 SW2 above current limit
1	SW1 overcurrent sense bit
SW1F	0 SW1 in normal operation
AULTS	1 SW1 above current limit
0	SW1 overcurrent sense bit
SW1F	0 SW1 in normal operation
AULTS	1 SW1 above current limit

8.6.5.3.7 Interrupt status register 3 (INTSTAT3)

INSTAT3 is one of the four status interrupt registers. This register contains four status flags. Write a logic 1 to clear a flag.

Table 103. Status interrupt register 3 (INTSTAT3)

Address: 0x0E functional page						Access: user read/write ^[1]		
	7	6	5	4	3	2	1	0
R		OTP_						
W	OTP_ECCI	AUTO_ BLOW_ DONEI	_	_	_			SWBST FAULTI
Default	0	0	0	0	0	0	0	0
"—" = Unimplemented or reserved								

[1] Read: Anytime

Write: Anytime

Table 104. INTSTAT3 field descriptions

Field	Description
7 OTP_ECCI	 OTP error interrupt bit — OTP_ECCI is set to 1 when an error is detected in OTP registers. This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 No error detected 1 OTP error detected
6 OTP_AUTO_ BLOW_ DONEI	 OTP auto fuse blow interrupt bit — OTP_AUTO_BLOW_DONEI is set to 1 after the Auto Fuse Blow Sequence is completed. This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 OTP Auto Fuse Blow Sequence not completed 1 OTP Auto Fuse Blow Sequence completed
0 SWBST FAULTI	 SWBST overcurrent limit interrupt bit — SWBSTFAULTI is set to 1 when the SWBST regulator is in current limit protection. This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 SWBST in normal operation 1 SWBST above current limit

8.6.5.3.8 Interrupt status mask register 3 (INTMASK3)

INTMASK3 is the mask register for the status interrupt register INTSTAT3. Write a logic 0 to a bit to unmask the corresponding interrupt. When unmasked, the corresponding interrupt state is reflected on the INTB pin.

Table 105. Interrupt status mask register 3 (INTMASK3)

Address: 0x0F functional page						Access: user read/write ^[1]			
	7	6	5	4	3	2	1	0	
R		OTP_							
W	OTP_ECCM	AUTO_ BLOW_ DONEM	—	_				SWBST FAULTM	
Default	1	1	0	0	0	1	0	1	
"—" = Un	"—" = Unimplemented or reserved								

[1] Read: Anytime

Write: Anytime

Table 106. INTMASK3 field descriptions

Field	Description
7 OTP_ECCM	OTP error interrupt mask bit 0 OTP_ECCI unmasked 1 OTP_ECCI masked
6 OTP_AUTO_ BLOW_ DONEM	OTP auto blow mask bit 0 OTP_AUTO_BLOW_DONEI unmasked 1 OTP_AUTO_BLOW_DONEI masked
0 SWBST FAULTM	SWBST overcurrent limit interrupt mask bit 0 SWBSTFAULTI unmasked 1 SWBSTFAULTI masked

8.6.5.3.9 Interrupt sense register 3 (INTSENSE3)

This register has four read-only sense bits. These sense bits reflect the actual state of the corresponding function.

Table 107. Interrupt sense register 3 (INTSENSE3)

Address: 0x10 functional page						Access: user read-only ^[1]		
	7	6	5	4	3	2	1	0
R	OTP_ECCS	OTP_ AUTO_ BLOW_ DONES	_	_	_	_	_	SWBST FAULTS
W								
Default	0	0	0	0	0	0	0	X ^[2]
—" = Unimplemented or reserved								

[1] [2] Read: Anytime

Default value depends on the regulator initial state

Table 108. INTSENSE3 field descriptions

Field	Description
7 OTP_ECCS	OTP error sense bit 0 No error detected 1 OTP error detected
6 OTP_AUTO_ BLOW_ DONES	OTP auto blow sense bit — This bit is high while the auto blow sequence is running. Do not read/write the OTP TBB registers while this bit is 1. 0 SW2 in normal operation 1 SW2 at current limit
0 SWBST FAULTS	SWBST overcurrent limit sense bit 0 SWBST in normal operation 1 SWBST above current limit

8.6.5.3.10 Interrupt status register 4 (INTSTAT4)

INSTAT4 is one of the four status interrupt registers. This register contains six status flags. Write a logic 1 to clear a flag.

Table 109. Status interrupt register 4 (INTSTAT4)

Address: 0x11 functional page							Access: user read/write ^[1]		
	7	6	5	4	3	2	1	0	
R W	_		LDO4F AULTI	LDO3F AULTI	V33FAULTI	VSDFAULTI	LDO2F AULTI	LDO1F AULTI	
Default	0	0	0	0	0	0	0	0	
"—" = Un	"—" = Unimplemented or reserved								

[1] Read: Anytime

Write: Anytime

VR5100

Table 110. INTSTAT4 field descriptions

Field	Description
5 LDO4FAULTI	 LDO4 overcurrent interrupt bit — LDO4FAULTI is set to 1 when the LDO4 regulator is in current limit protection. This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 LDO4 in normal operation 1 LDO4 above current limit
4 LDO3FAULTI	 LDO3 overcurrent interrupt bit — LDO3FAULTI is set to 1 when the LDO3 regulator is in current limit protection. This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 LDO3 in normal operation 1 LDO3 above current limit
3 V33FAULTI	 V33 overcurrent interrupt bit — V33FAULTI is set to 1 when the V33 regulator is in current limit protection. This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 V33 in normal operation 1 V33 above current limit
2 VSDFAULTI	 VSD overcurrent interrupt bit — VSDFAULTI is set to 1 when the VSD regulator is in current limit protection. This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 VSD in normal operation 1 VSD above current limit
1 LDO2FAULTI	 LDO2 overcurrent interrupt bit — LDO2FAULTI is set to 1 when the LDO2 regulator is in current limit protection. This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 LDO2 in normal operation range. 1 LDO2 above current limit
0 LDO1FAULTI	 LDO1 overcurrent interrupt bit — LDO1FAULTI is set to 1 when the LDO1 regulator is in current limit protection. This flag can only be cleared by writing a 1. Writing a 0 has no effect. 0 LDO1 in normal operation range. 1 LDO1 above current limit

8.6.5.3.11 Interrupt status mask register 4 (INTMASK4)

INTMASK4 is the mask register for the status interrupt register INTSTAT4. Write a logic 0 to a bit to unmask the corresponding interrupt. When unmasked, the corresponding interrupt state is reflected on the INTB pin.

Table 111. Interrupt status mask register 4 (INTMASK4)

		Address: 0x1	Access: user read/write ^[1]							
	7	6	5	4	3	2	1	0		
R W			LDO4F AULTM	LDO3F AULTM	V33FA ULTM	VSDFA ULTM	LDO2F AULTM	LDO1F AULTM		
Default	0	0	1	1	1	1	1	1		
"—" = Un	"—" = Unimplemented or reserved									

[1] Read: Anytime

Write: Anytime

Table 112. INTMASK4 field descriptions

Field	Description
5 LDO4FAULTM	LDO4 overcurrent interrupt mask bit 0 LDO4FAULTI unmasked 1 LDO4FAULTI masked
4 LDO3FAULTM	LDO3 overcurrent interrupt mask bit 0 LDO3FAULTI unmasked 1 LDO3FAULTI masked
3 V33FAULTM	V33 overcurrent interrupt mask bit 0 V33FAULTI unmasked 1 V33FAULTI masked
2 VSDFAULTM	VSD overcurrent interrupt mask bit 0 VSDFAULTI unmasked 1 VSDFAULTI masked
1 LDO2FAULTM	LDO2 overcurrent interrupt mask bit 0 LDO2FAULTI unmasked 1 LDO2FAULTI masked
0 LDO1FAULTM	LDO1 overcurrent interrupt mask bit 0 LDO1FAULTI unmasked 1 LDO1FAULTI masked

8.6.5.3.12 Interrupt sense register 4 (INTSENSE4)

This register has four read-only sense bits. These sense bits reflect the actual state of the corresponding function.

Table 113.

		Address: 0x1	Access: user read-only ^[1]							
	7	6	5	4	3	2	1	0		
R	_		LDO4F AULTS	LDO3F AULTS	V33FAULTS	VSDF AULTS	LDO2F AULTS	LDO1F AULTS		
W										
Default	0	0	X ^[2]	X ^[2]	X ^[2]	X ^[2]	X ^[2]	X ^[2]		
"—" = Un	"—" = Unimplemented or reserved									

[1] [2]

Read: Anytime Default value depends on the regulator initial state

Table 114. INTSENSE4 field descriptions

Field	Description
5	LDO4 overcurrent sense bit
LDO4F	0 LDO4 in normal operation
AULTS	1 LDO4 above current limit
4	LDO3 overcurrent sense bit
LDO3F	0 LDO3 in normal operation
AULTS	1 LDO3 above current limit

VR5100

Table 114. INTSENSE4 field descriptions...continued

Field	Description
3 V33FAULTS	V33 overcurrent sense bit 0 V33 in normal operation 1 V33 above current limit
2 VSDFAULTS	VSD overcurrent sense bit 0 VSD in normal operation 1 VSD above current limit
1 LDO2F AULTS	LDO2 overcurrent sense bit 0 LDO2 in normal operation 1 LDO2 above current limit
0 LDO1F AULTS	LDO1 overcurrent sense bit 0 LDO1 in normal operation 1 LDO1 above current limit

8.6.5.3.13 Coin cell control register (COINCTL)

This register is used to control the coin cell charger.

Table 115. Coin cell control register (COINCTL)

		Address: 0x1	Access: user read/write ^[1]					
	7	6	5	4	3	2	1	0
R W	_				COINCHEN	VCOIN		
Default	0	0	0	0	0	0	0	0
"—" = Un	implemented of	or reserved						

[1] Read: Anytime Write: Anytime

Table 116. COINCTL field descriptions

Field	Description
	Coin cell charger enable bit 0 Coin cell charger disabled. 1 Coin cell charger enabled.
2:0 VCOIN	Coin cell charger output voltage selection — This field is used to set the coin cell charging voltage from 2.50 V to 3.30 V. See <u>Table 63</u> for all options selectable through these bits.

8.6.5.3.14	Power control	register	(PWRCTL)
0.0.0.0			(/

Table 117. Power control register (PWRCTL)	Table 117.	Power	control	register	(PWRCTL
--	------------	-------	---------	----------	---------

	Address: 0x1B functional page							Access: user read/write ^[1]		
	7	6	5	4	3	2	1	0		
R	REGS	STBYINV	STBYDLY		ENBDBNC		ENRSTEN	RESTA		
W	CPEN	SIDIINV					ENROTEN	RTEN		

VR5100

Table 117. Power control register (PWRCTL)...continued

	Default	0	0	0	1	0	0	0	0
--	---------	---	---	---	---	---	---	---	---

[1] Read: Anytime Write: Anytime

Table 118. PWRCTL field descriptions

Field	Description
7 REGSCPEN	 Short-circuit protection enable bit — When REGSCPEN is set to 1, whenever a current limit event occurs on a LDO regulator, this regulator is shutdown. 0 Short-circuit protection disabled 1 Short-circuit protection enabled
6 STBYINV	 STBY inversion bit —STBYINV is used to control the polarity of the STBY pin. 0 Standby pin is active high 1 Standby pin is active low
4:3 STBYDLY	 STBY delay bits — STBYDLY is used to set the delay between a standby request from the STBY pin and the entering in standby mode. 00 No delay 01 One 32 kHz period (default) 10 Two 32 kHz periods 11 Three 32 kHz periods
3:2 ENDBNC	EN programmable debouncer bits — ENDBNC is used to set the debounce time for the EN input pin. For configuration, see <u>Table 31</u> .
1 ENRSTEN	 EN reset enable bit — When set to 1, the VR5100 can enter OFF mode when the EN pin is held low for 4 seconds or longer. See EN Pin section for details. 0 Disallow OFF mode after EN held low 1 Allow OFF mode after ENheld low
0 RESTARTEN	Restart enable bit — When set to 1, the VR5100 restarts automatically after a power off event generated by the EN (held low for 4 seconds or longer) when PWR_CFG bit = 1. 0 Automatic restart disabled. 1 Automatic restart enabled.

8.6.5.3.15 Embedded memory register A (MEMA)

Table 119. Embedded memory register A (MEMA)

Address: 0x1C functional page				Access: user read/write ^[1]				
	7	6	5	4	3	2	1	0
R		<u>.</u>			N A A			
W	MEMA							
Default	0	0	0	0	0	0	0	0

[1] Read: Anytime Write: Anytime

Table 120. MEMA field descriptions

Field	Description
7:0 MEMA	Memory bank A — This register is maintained in case of a main battery loss as long as the coin cell is present. The contents of the embedded memory are reset by COINPORB.

8.6.5.3.16 Embedded memory register B (MEMB)

Table 121. Embedded memory register B (MEMB)

Address: 0x1D functional page					Access: user read/write ^[1]			
	7	6	5	4	3	2	1	0
R W		МЕМВ						
Default	0	0	0	0	0	0	0	0

[1] Read: Anytime Write: Anytime

Table 122. MEMB field descriptions

Field	Description
7:0 MEMB	Memory bank B — This register is maintained in case of a main battery loss as long as the coin cell is present. The contents of the embedded memory are reset by COINPORB.

8.6.5.3.17 Embedded memory register C (MEMC)

Table 123. Embedded memory register C (MEMC)

	Address: 0x1E functional page				Access: user read/write ^[1]			
	7	6	5	4	3	2	1	0
R					MC	÷		
W	MEMC							
Default	0	0	0	0	0	0	0	0

[1] Read: Anytime Write: Anytime

Table 124. MEMC field descriptions

Field	Description
	Memory bank C — This register is maintained in case of a main battery loss as long as the coin cell is present. The contents of the embedded memory are reset by COINPORB.

8.6.5.3.18 Embedded memory register D (MEMD)

Table 125. Embedded memory register D (MEMD)

Address: 0x1F functional page					Access: user read/write ^[1]			
	7	6	5	4	3	2	1	0
R		MEMD						
VR5100	All information provided in this document is subject to legal disclaimers. © NXP B.V. 2020. All rights reserved							

Table 125. Embedded memory register D (MEMD)...continued

W								
Default	0	0	0	0	0	0	0	0

[1] Read: Anytime Write: Anytime

Table 126. MEMD field descriptions

Field	Description
7:0 MEMD	Memory bank D — This register is maintained in case of a main battery loss as long as the coin cell is present. The contents of the embedded memory are reset by COINPORB.

8.6.5.3.19 SW1 voltage control register (SW1VOLT)

This register is used to set the output voltage of the SW1 regulator in normal operation.

Table 127. SW1 voltage control register (SW1VOLT)

	Address: 0x20 functional page						Access: user read/write ^[1]		
	7	6	5	4	3	2	1	0	
R W	_	_	_			SW1	-		
Default	0	0	0	X ^[2]	X ^[2]	X ^[2]	X ^[2]	X ^[2]	
"—" = Uni	mplemented	or reserved	1	1	1		1	1	

[1] Read: Anytime

Write: Anytime [2] Default value depends on OTP content.

Table 128. SW1VOLT field descriptions

Field	Description
4:0 SW1	SW1 output voltage — Refer to <u>Table 46</u>

8.6.5.3.20 SW1 standby voltage control register (SW1STBY)

This register is used to set the output voltage of the SW1 regulator in standby operation.

Table 129. SW1 standby voltage control register (SW1STBY)

Address: 0x21 functional page							Access: user read/write ^[1]			
	7	6	5	4	3	2	1	0		
R W	_	_	_	SW1STBY						
Default	0	0	0	X ^[2]	X ^[2]	X ^[2]	X ^[2]	X ^[2]		
"—" = Unir	nplemented	or reserved			1	11				

Write: Anytime

All information provided in this document is subject to legal disclaimers.

Product data sheet: Technical data

[2] Default value depends on OTP content

Table 130. SW1STBY field descriptions

Field	Description
4:0 SW1STBY	SW1 standby output voltage — Refer to Table 46

8.6.5.3.21 SW1 Sleep mode voltage control register (SW1OFF)

This register is used to set the output voltage of the SW1 regulator in Sleep mode operation.

Table 131. SW1 Sleep mode voltage control register (SW1OFF)

Address: 0x22 functional page							Access: user read/write ^[1]		
	7	6	5	4	3	2	1	0	
R W	_	_		SW10FF					
Default	0	0	0	X ^[2]	X ^[2]	X ^[2]	X ^[2]	X ^[2]	
"—" = Uni	mplemented	or reserved		1				,	

[1] Read: Anytime

Write: Anytime[2] Default value depends on OTP content

Table 132. SW1OFF field descriptions

Field	Description
4:0 SW1STBY	SW1 Sleep mode output voltage — Refer to <u>Table 46</u>

8.6.5.3.22 SW1 Switching mode selector register (SW1MODE)

This register is used to set the switching mode of the SW1 regulator.

Table 133. SW1 Switching mode selector register (SW1MODE)

Address: 0x23 functional page				Access: user read/write ^[1]					
	7	6	5	4	3 2 1 0				
R W	_		SW1O MODE		SW1MODE				
Default	0	0	0	0	X ^[2] X ^[2] X ^[2] X ^[2]				
"—" = Un	implemented o	or reserved						,	

[1] Read: Anytime

Write: Anytime

[2] Default value depends on OTP content

VR5100

Table 134. SW1MODE field descriptions

Field	Description
5 SW1OMODE	 SW1 Off mode bit— This bit configures the mode entered by SW1 after a turn-off event 0 OFF mode entered after a turn-off event. 1 Sleep mode entered after a turn-off event.
3:0 SW1MODE	SW1 Switching mode selector — Refer to Table 41

8.6.5.3.23 SW1 configuration register (SW1CONF)

This register is used to configure DVS, switching frequency, phase and current limit settings of the SW1 regulator.

Table 135. SW1 configuration register (SW1CONF)

Address: 0x24 functional page					Access: user read/write ^[1]			
	7	6	5	4	3	2	1	0
R W		SW1DV SSPEED	SW1PHASE		SW1	SW1FREQ		SW1ILIM
Default	0	X ^[2]	0 0		X ^[2]	X ^[2]	0	X ^[2]
"—" = Unim	plemented	d or reserved		1	1	1	1	

[1] Read: Anytime

Write: Anytime

[2] Default value depends on OTP content

Table 136. SW1CONF field descriptions

Field	Description
6	SW1 DVS speed bit— This bit configures the DVS stepping rates speed for SW1. Refer to the Table 42.
SW1DV	0 25 mV step each 2.0 μs.
SSPEED	1 25 mV step each 4.0 μs.
5:4 SW1PHASE	SW1 phase clock bit— SW1PHASE is used to set the phase clock for SW1. Refer to Table 43.
3:2 SW1FREQ	SW1 switching frequency — SW1PHASE is used to set the desired switching frequency for SWA. Refer to <u>Table 45</u> .
0 SW1ILIM	SW1 current limiter bit— This bit configures the current limit for SW1.0 4 A (typ).1 2.0 A (typ).

8.6.5.3.24 SW1 configuration register (SW1CONF)

This register is used to configure DVS, switching frequency, phase and current limit settings of the SW1 regulator.

Table 137. SW1 configuration register (SW1CONF)

	Address: 0x32 functional page					Access: user read/write X ^[1]			
	7	7 6 5 4				2	1	0	
R	SW1DV8	SPEED	SW1P	HASE	SW1F	SW1FREQ —		SW1ILIM	
VR5100 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2020. All rights r								2020. All rights reserved.	

NXP Semiconductors

Multi-Output DC/DC Regulator for Low-Power LS1 Communication Processors

Table 137. SW1 configuration register (SW1CONF)...continued

W								
Default	0	X ^[2]	0	0	X ^[2]	X ^[2]	0	X ^[2]
"—" = Uni	mplemented c	or reserved		·			·	

[1] Read: Anytime

Write: Anytime [2] Default value depends on OTP content

Table 138. SW1CONF field descriptions

Field	Description
6 SW1DV SSPEED	 SW1 DVS speed bit— This bit configures the DVS stepping rates speed for SW1. Refer to the .<u>Table 42</u> 0 25 mV step each 2.0 μs. 1 25 mV step each 4.0 μs.
5:4 SW1PHASE	SW1 phase clock bit— SW1PHASE is used to set the phase clock for SW1. Refer to . <u>Table 43</u>
3:2 SW1FREQ	SW1 switching frequency — SW1PHASE is used to set the desired switching frequency for SW1. Refer to <u>Table 45</u> .
0 SW1ILIM	 SW1 current limiter bit— This bit configures the current limit for SW1. 0 4.0 A (typ). 1 2.0 A (typ).

8.6.5.3.25 SW2 voltage control register (SW2VOLT)

This register is used to set the output voltage of the SW2 regulator in normal operation.

Table 139. SW2 voltage control register (SW2VOLT)

Address: 0x35 functional page							Access: user read/write ^[1]		
	7	6	5	4	3	2	1	0	
R W	_	_	SW2_HI	SW2					
Default	0	0	X ^[2]	X ^[2]					
"—" = Uni	mplemented	or reserved							

[1] Read: Anytime

Write: Anytime

Default value depends on OTP content [2]

Table 140. SW2VOLT field descriptions

Field	Description
4:0 SW2	SW2 output voltage — Refer to <u>Table 48</u> .
5 SW2_HI	SW2 output voltage range —This bit configures the range of SW2 Output voltage. Refer to <u>Table 48</u> . 0 Low output voltage settings 1 High output voltage settings

VR5100

© NXP B.V. 2020. All rights reserved.

8.6.5.3.26 SW2 standby voltage control register (SW2STBY)

This register is used to set the output voltage of the SW2 regulator in standby operation.

Table 141. SW2 standby voltage control register (SW2STBY)

Address: 0x36 functional page						Access: user read/write ^[1]		
	7	6	5	4	3	2	1	0
R W	_	_	SW2_HI	SW2STBY				
Default	0	0	X ^[2]	X ^[2]	X ^[2]	X ^[2]	X ^[2]	X ^[2]
'—" = Uni	mplemented	or reserved						-

[1] Read: Anytime

Write: Anytime [2] Default value depends on OTP content

Table 142. SW2STBY field descriptions

Field	Description
4:0 SW2STBY	SW2 standby output voltage — Refer to Table 48.
5 SW2_HI	 SW2 output voltage range — This bit configures the range of SW2 output voltage. Refer to <u>Table 48</u>. 0 Low output voltage settings 1 High output voltage settings

8.6.5.3.27 SW2 Sleep mode voltage control register (SW2OFF)

This register is used to set the output voltage of the SW2 regulator in Sleep mode operation.

Table 143. SW2 Sleep mode voltage control register (SW2OFF)

	Address: 0x37 functional page					Access: user read/write ^[1]		
	7	6	5	4	3	2	1	0
R W	_	_	SW2_HI			SW2OFF	-	
Default	0	0	X ^[2]	X ^[2]	X ^[2]	X ^[2]	X ^[2]	X ^[2]
"—" = Uni	mplemented	or reserved	J			1		

[1] Read: Anytime

Write: Anytime

[2] Default value depends on OTP content

Table 144. SW2OFF field descriptions

Field	Description
4:0 SW2STBY	SW2 Sleep mode output voltage — Refer to Table 48.

VR5100

All information provided in this document is subject to legal disclaimers.

Table 144. SW2OFF field descriptions...continued

Field	Description
5 SW2_HI	 SW2 output voltage range — This bit configures the range of SW2 output voltage. Refer to <u>Table 48</u>. 0 Low output voltage settings 1 High output voltage settings

8.6.5.3.28 SW2 Switching mode selector register (SW2MODE)

This register is used to set the switching mode of the SW2 regulator.

Table 145. SW2 Switching mode selector register (SW2MODE)

	Address: 0x38 functional page					Access: user read/write ^[1]			
	7	6	5	4	3 2 1 0				
R W	_		SW2O MODE		SW2MODE				
Default	0	0	0	0	X ^[2]	X ^[2]	X ^[2]	X ^[2]	
"—" = Uni	mplemented c	or reserved	1	1	1	1	1	J	

[1] Read: Anytime

[1] Read: Anytime Write: Anytime

[2] Default value depends on OTP content

Table 146. SW2MODE field descriptions

Field	Description
5 SW2OMODE	 SW2 Off mode bit— This bit configures the mode entered by SW2 after a turn-off event 0 OFF mode entered after a turn-off event. 1 Sleep mode entered after a turn-off event.
3:0 SW2MODE	SW2 Switching mode selector — Refer to <u>Table 41</u> .

8.6.5.3.29 SW2 configuration register (SW2CONF)

This register is used to configure DVS, switching frequency, phase and current limit settings of the SW2 regulator.

Table 147. SW2 configuration register (SW2CONF)

	Address: 0x39 functional page				Access: user read/write ^[1]			
	7	6	5	4	3	2	1	0
R W		SW2DV SSPEED	SW2PHASE		SW2FREQ			SW2ILIM
Default	0	X ^[2]	0	0	X ^[2]	X ^[2]	0	X ^[2]
"—" = Un	implemented of	or reserved			·	·	·	

[1] Read: Anytime

Write: Anytime

[2] Default value depends on OTP content

VR5100

Table 148. SW2CONF field descriptions

Field	Description
6	SW2 DVS Speed bit- This bit configures the DVS stepping rates speed for SW2. Refer to the Table 42.
SW2DV	0 25 mV step each 2.0 μs.
SSPEED	1 25 mV step each 4.0 μs.
5:4 SW2PHASE	SW2 phase clock bit— SW2PHASE is used to set the phase clock for SW2. Refer to <u>Table 43</u> .
3:2 SW2FREQ	SW2 switching frequency — SW2PHASE is used to set the desired switching frequency for SW2. Refer to <u>Table 45</u> .
0 SW2ILIM	SW2 current limiter bit — This bit configures the current limit for SW2. 0 2.75 A (typ). 1 2.0 A (typ).

8.6.5.3.30 SW3 voltage control register (SW3VOLT)

This register is used to set the output voltage of the SW3 regulator in normal operation.

Table 149. SW3 voltage control register (SW3VOLT)

Address: 0x3C functional page					Access: user read/write ^[1]			
	7	6	5	4	3	2	1	0
R W	_					SW3		
Default	0	0	0	X ^[2]	X ^[2]	X ^[2]	X ^[2]	X ^[2]
"—" = Uni	implemented of	or reserved						

[1] Read: Anytime

Write: Anytime

[2] Default value depends on OTP content

Table 150. SW3VOLT field descriptions

Field	Description
4:0 SW3	SW3 output voltage — Refer to Section 8.3.7.7 "SW3 setup and control registers".

8.6.5.3.31 SW3 standby voltage control register (SW3STBY)

This register is used to set the output voltage of the SW3 regulator in standby operation.

Table 151. SW3 standby voltage control register (SW3STBY)

	Address: 0x3D functional page						Access: user read/write ^[1]				
	7	6	5	4	3	2	1	0			
R				SW3STBY							
W						3003101					
Default	0	0	0	X ^[2]	X ^[2]	X ^[2]	X ^[2]	X ^[2]			
"—" = Un	'—" = Unimplemented or reserved										

[1] Read: Anytime

All information provided in this document is subject to legal disclaimers.

Write: Anytime

[2] Default value depends on OTP content

Table 152. SW3STBY field descriptions

Field	Description
4:0 SW3STBY	SW3 standby output voltage — Refer to Section 8.3.7.7 "SW3 setup and control registers".

8.6.5.3.32 SW3 Sleep mode voltage control register (SW3OFF)

This register is used to set the output voltage of the SW3 regulator in sleep mode operation.

Table 153. SW3 Sleep mode voltage control register (SW3OFF)

		Address: 0x3	Access: user read/write ^[1]							
	7	6	5	4	3	2	1	0		
R					<u></u>					
W	—	_				SW3OFF				
Default	0	0	0	X ^[2]						
"—" = Uni	mplemented of	or reserved								

[1] Read: Anytime

Write: Anytime

[2] Default value depends on OTP content

Table 154. SW3OFF field descriptions

Field	Description
4:0 SW3STBY	SW3 Sleep mode output voltage — Refer to <u>Table 50</u> .

8.6.5.3.33 SW3 Switching mode selector register (SW3MODE)

This register is used to set the switching mode of the SW3 regulator.

Table 155. SW3 Switching mode selector register (SW3MODE)

	Addre	ss: 0x3F funct	ional page		Access: user read/write ^[1]				
	7	6	5	4	3	2	1	0	
R W	_	_	SW3O MODE			SW3MODE			
Default	0	0	0	0	X ^[2] X ^[2] X ^[2] X ^[2]				
"—" = Unir	nplemented c	or reserved	1	1	1	1	1	<u>]</u>	

[1] Read: Anytime

Write: Anytime[2] Default value depends on OTP content

Table 156. SW3MODE field descriptions

Field	Description
5 SW3OMODE	 SW3 Off mode bit— This bit configures the mode entered by SW3 after a turn-off event 0 OFF mode entered after a turn-off event. 1 Sleep mode entered after a turn-off event.
3:0 SW3MODE	SW3 Switching mode selector — Refer to <u>Table 41</u> .

8.6.5.3.34 SW3 configuration register (SW3CONF)

This register is used to configure DVS, switching frequency, phase and current limit settings of the SW3 regulator.

Table 157. SW3 configuration register (SW3CONF)

	Address: 0x40 functional page			Access: user read/write ^[1]				
	7	6	5	4	3	2	1	0
R W	_	SW3DV SSPEED	SW3P	HASE	SW3	FREQ		SW3ILIM
Default	0	X ^[2]	0	0	X ^[2]	X ^[2]	0	X ^[2]
"—" = Uni	mplemented	or reserved						

[1] Read: Anytime

Write: Anytime

[2] Default value depends on OTP content

Table 158. SW3CONF field descriptions

Field	Description
6	SW3 DVS speed bit— This bit configures the DVS stepping rates speed for SW3. Refer to the Table 42.
SW3DV	0 25 mV step each 2.0 μs.
SSPEED	1 25 mV step each 4.0 μs.
5:4 SW3PHASE	SW3 phase clock bit— SW3PHASE is used to set the phase clock for SW3. Refer to <u>Table 43</u> .
3:2 SW3FREQ	SW3 switching frequency — SW3PHASE is used to set the desired switching frequency for SW3. Refer to <u>Table 45</u> .
0 SW3ILIM	SW3 current limiter bit— This bit configures the current limit for SW3.0 2.75 A (typ).1 2.0 A (typ).

8.6.5.3.35 SWBST setup and control register (SWBSTCTL)

This register is used to configure both the output voltage and switching modes of the SWBST regulator.

Table 159. SWBST configuration register (SWBSTCTL)

	Address: 0x66 functional page				Access: user read/write ^[1]			
	7	6	5	4	3	2	1	0
R	_	SWBST1S	TBYMODE		SWBST	1MODE	SWBST	1VOLT
VR5100			All information pro-	vided in this document is s	subject to legal disclaimers	3	© NXP B.V.	. 2020. All rights reserved.

NXP Semiconductors

Multi-Output DC/DC Regulator for Low-Power LS1 Communication Processors

Table 159. SWBST configuration register (SWBSTCTL)...continued

W								
Default	0	X ^[2]	X ^[2]	0	X ^[2]	X ^[2]	X ^[2]	X ^[2]
"—" = Un	implemented o	or reserved						

[1] Read: Anytime

Write: Anytime[2] Default value depends on OTP content

Table 160. SWBSTCTL Field Descriptions

Field	Description
6:5 SWBST1S TBYMODE	SWBST Switching mode in standby— SWBST1MODE is used to set the switching mode in Standby mode. 00 OFF 01 PFM 10 Auto ^[1] 11 APS
3:2 SWBST1MODE	 SWBST Switching mode in normal operation— SWBST1MODE is used to set the switching mode on Normal operation. 00 OFF 01 PFM 10 Auto ^[1] 11 APS
1:0 SWBST1VOLT	SWBST output voltage — SWBST1VOLT is used to set the output voltage for SWBST. 00 5.000 V (typ). 01 5.050 V (typ). 10 5.100 V (typ). 11 5.150 V (typ).

[1] In Auto mode, the controller automatically switches between PFM and APS modes depending on the load current. Regulator switches in Auto mode if enabled in the startup sequence

This register is used to control the REFOUT supply operation.

Table 161. REFOUT control register (REFOUTCTL)

	Address: 0x6A functional page			Access: user read/write ^[1]				
	7	6	5	4	3	2	1	0
R W	_	_				_	_	REFOUTEN
Default	0	0	0	0	0	0	0	0
	nplemented c	or reserved	5	.	.		J	Ŭ

[1] Read: Anytime Write: Anytime

^{8.6.5.3.36} REFOUT control register (REFOUTCTL)

Table 162. REFOUT field descriptions

Field	Description
0 REFOUTEN	REFOUT supply enable bit — REFOUTEN is used to enable or disable the REFOUT supply. 0 REFOUT supply disabled 1 REFOUT supply enabled

8.6.5.3.37 VSNVS control register (VSNVSCTL)

This register is used to control the VSNVS supply operation.

Table 163. VSNVS control register (VSNVSCTL)

	Address	s: 0x6B funct	ional page		Access: user read/write ^[1]				
	7	6	5	4	3	2 1 0			
R W							VSNVSVOLT		
Default	0	0	0	0	0	X ^[2]	X ^[2]	X ^[2]	
"—" = Unimplemented or reserved									

[1] Read: Anytime

Write: Anytime

[2] Default value depends on OTP content

Table 164. VSNVSCTL field descriptions

Field	Description
2:0 VSNVSVOLT	VSNVS output voltage configuration— VSNVSVOLT is used to configure the VSNVS output voltage. Values below are typical voltages. 000 = RSVD 001 = RSVD 010 = RSVD 011 = RSVD 100 = RSVD 101 = RSVD 101 = RSVD 110 = 3.0 V (default) 111 = RSVD

8.6.5.3.38 LDO1 control register (LDO1CTL)

This register is used to configure output voltage, normal and standby mode operation of the LDO1 regulator.

Table 165. LDO1 control register (LDO1CTL) Access: user read/write [1] Address: 0x6C functional page 7 6 5 4 3 2 0 1 R LD010 LDO1LPWR LDO1STBY LDO1EN LDO1 MODE W X ^[2] X ^[2] X ^[2] X ^[2] X ^[2] Default 0 0 0

[1] Read: Anytime

All information provided in this document is subject to legal disclaimers.

Product data sheet: Technical data

Write: Anytime

[2] Default value depends on OTP content

Table 166. LDO1CTL field descriptions

Field	Description
7 LDO1OMODE	LDO1 OFF mode bit—LDO1OMODE is used to configure LDO1 operating mode when a EN turn-off event occurs. 0 LDO1 in OFF mode if a EN turn off event occurs 1 LDO1 in Sleep mode if a EN turn off event occurs
6 LDO1LPWR	 LDO1 Low-power mode enable bit— When LDO1LPWR is set to 1, LDO1 can enter Low-power mode per the conditions in the <u>Table 59</u>. 0 Low-power mode disabled 1 Low-power mode enabled
5 LDO1STBY	 LDO1 standby enable bit— When LDO1STBY is set to 1, LDO1 is turned off during Standby mode. Refer to <u>Table 59</u>. 0 LDO1 is ON during Standby mode. 1 LDO1 is OFF during Standby mode.
4 LDO1EN	LDO1 enable bit — LDO1EN is used to enable or disable the LDO1 regulator. 0 LDO1 disabled 1 LDO1 enabled
3:0 LDO1	LDO1 output voltage configuration— Refer to Table 55.

8.6.5.3.39 LDO2 control register (LDO2CTL)

This register is used to configure output voltage, Normal and Standby mode operation of the LDO2 regulator.

Table 167. LDO2 control register (LDO2CTL)

		Address: 0x6	Acces	s: user read/w	rite ^[1]			
	7	6	5	4	3	2	1	0
R W	LDO2O MODE	LDO2LPWR	LDO2STBY	LDO2EN		LD	02	
Default	0	0	0	X ^[2]	X ^[2]	X ^[2]	X ^[2]	X ^[2]

[1] Read: Anytime

Write: Anytime[2] Default value depends on OTP content

Table 168. LDO2CTL field descriptions					
Field	Description				
7	LDO2 OFF mode bit —LDO2OMODE is used to configure LDO2 operating mode when a EN turn-off event occurs.				
LDO2OMODE	0 LDO2 in OFF mode if a EN turn off event occurs 1 LDO2 in Sleep mode if a EN turn off event occurs				

VR5100

Table 168. LDO2CTL field descriptions...continued

Field	Description
6 LDO2LPWR	LDO2 low power mode enable bit— When LDO2LPWR is set to 1, LDO2 can enter Low-power mode per the conditions in the LDO Control table. 0 Low-power mode disabled 1 Low-power mode enabled
5 LDO2STBY	 LDO2 standby enable bit— When LDO2STBY is set to 1, LDO2 is turned off during Standby mode. Refer to <u>Table 59</u>. 0 LDO2 is ON during Standby mode. 1 LDO2 is OFF during Standby mode.
4 LDO2EN	LDO2 enable bit — LDO2EN is used to enable or disable the LDO2 regulator. 0 LDO2 disabled 1 LDO2 enabled
3:0 LDO2	LDO2 output voltage configuration— Refer to Table 55.

8.6.5.3.40 VSD control register (VSDCTL)

This register is used to configure output voltage, Normal and Standby mode operation of the VSD regulator.

Table 169. VSD control register (VSDCTL)

	Address: 0x6E functional page					Access: user read/write ^[1]			
	7	6	5	4	3	2	1	0	
R	VSDO	VSDLPWR	VSDSTBY	VSDEN			\/د	SD	
W	MODE	VODEI WIX	0000101	VODEN			v		
Default	0	0	0	X ^[2]	0	0	X ^[2]	X ^[2]	
"—" = Uni									

[1] Read: Anytime

Write: Anytime

[2] Default value depends on OTP content

Table 170. VSDCTL field descriptions

Field	Description
7 VSDOMODE	 VSD OFF mode bit— VSDOMODE is used to configure VSD operating mode when a EN turn-off event occurs. 0 VSD in OFF mode if a EN turn off event occurs 1 VSD in Sleep mode if a EN turn off event occurs
6 VSDLPWR	VSD low-power mode enable bit— When VSDLPWR is set to 1, VSD can enter Low-power mode per the conditions in <u>Table 58</u> . 0 Low-power mode disabled 1 Low-power mode enabled
5 VSDSTBY	 VSD standby enable bit— When VSDSTBY is set to 1, VSD is turned off during Standby mode. Refer to Table 58. 0 VSD is ON during Standby mode. 1 VSD is OFF during Standby mode.

VR5100

Table 170. VSDCTL field descriptions...continued

Field	Description
4 VSDEN	 VSD enable bit — VSDEN is used to enable or disable the VSD regulator. 0 VSD disabled 1 VSD enabled
1:0 VSD	VSD output voltage configuration— Refer to <u>Table 58</u> .

8.6.5.3.41 V33 control register (V33CTL)

This register is used to configure output voltage, Normal and Standby mode operation of the V33 regulator.

Table 171. V33 control register (V33CTL)

	Addre	ss: 0x6F funct	ional page	Access: user read/write ^[1]				
	7	6	5	4	3	2	1	0
R W	V330M0DE V33LPWR V33STBY V33EN —			_	Vä	33		
Default	0	0	0	X ^[2]	0	0	X ^[2]	X ^[2]

[1] Read: Anytime

Write: Anytime

[2] Default value depends on OTP content

Table 172. V33CTL field descriptions

Field	Description
7 V33OMODE	 V33 OFF mode bit— V33OMODE is used to configure V33 operating mode when a turn-off event (using pin EN) occurs. 0 V33 in OFF mode if a PWRON turn-off event (using pin EN) occurs 1 V33 in Sleep mode if a PWRON turn-off event (using pin EN) occurs
6 V33LPWR	V33 Low-power mode enable bit— When V33LPWR is set to 1, V33 can enter Low-power mode per the conditions in the <u>Table 57</u> . 0 Low-power mode disabled 1 Low-power mode enabled
5 V33STBY	 V33 standby enable bit— When V33STBY is set to 1, V33 is turned off during Standby mode. Refer to Table 57. 0 V33 is ON during Standby mode. 1 V33 is OFF during Standby mode.
4 V33EN	 V33 enable bit — V33EN is used to enable or disable the V33 regulator. 0 V33 disabled 1 V33 enabled
1:0 V33	V33 output voltage configuration— Refer to <u>Table 57</u> .

8.6.5.3.42 LDO3 control register (LDO3CTL)

This register is used to configure output voltage, Normal and Standby mode operation of the LDO3 regulator.

Table 173. LDO3 control register (LDO3CTL)

		Address: 0x7	Access: user read/write ^[1]						
	7	6	5	2	1	0			
R W	LDO3O MODE	LDO3LPWR	LDO3STBY	LDO3EN	LDO3				
Default	0	0	0	X ^[2]					

[1] Read: Anytime

Write: Anytime[2] Default value depends on OTP content

Table 174. LDO3CTL field descriptions

Field	Description
7 LDO3OMODE	LDO3 OFF mode bit—LDO3OMODE is used to configure LDO3 operating mode when a EN turn-off event occurs. 0 LDO3 in OFF mode if a EN turn off event occurs 1 LDO3 in Sleep mode if a EN turn off event occurs
6 LDO3LPWR	LDO3 Low-power mode enable bit— When LDO3LPWR is set to 1, LDO3 can enter Low-power mode per the conditions in <u>Table 59</u> . 0 Low-power mode disabled 1 Low-power mode enabled
5 LDO3STBY	 LDO3 standby enable bit— When LDO3STBY is set to 1, LDO3 is turned off during Standby mode. Refer to <u>Table 59</u>. 0 LDO3 is ON during Standby mode. 1 LDO3 is OFF during Standby mode.
4 LDO3EN	LDO3 enable bit — LDO3EN is used to enable or disable the LDO3 regulator. 0 LDO3 disabled 1 LDO3 enabled
3:0 LDO3	LDO3 output voltage configuration— Refer to Table 56.

8.6.5.3.43 LDO4 control register (LDO4CTL)

This register is used to configure output voltage, Normal and Standby mode operation of the LDO4 regulator.

Table 175. LDO4 control register (LDO4CTL)

		Address: 0x7	Access: user read/write ^[1]							
	7	6	5	3	2	1	0			
R W	LDO4O MODE	LDO4LPWR	LDO4STBY	LDO4EN	LDO4					
Default	0	0	0	X ^[2]						

VR5100

[1] Read: Anytime

- Write: Anytime
- [2] Default value depends on OTP content

Table 176. LDO4CTL field descriptions

Field	Description
7 LDO4OMODE	LDO4 OFF mode bit—LDO4OMODE is used to configure LDO4 operating mode when a EN turn-off event occurs. 0 LDO4 in OFF mode if a EN turn off event occurs 1 LDO4 in Sleep mode if a EN turn off event occurs
6 LDO4LPWR	LDO4 Low-power mode enable bit — When LDO4LPWR is set to 1, LDO4 can enter Low-power mode per the conditions in <u>Table 59</u> . 0 Low-power mode disabled 1 Low-power mode enabled
5 LDO4STBY	 LDO4 standby enable bit— When LDO4STBY is set to 1, LDO4 is turned off during Standby mode. Refer to <u>Table 59</u>. 0 LDO4 is ON during Standby mode. 1 LDO4 is OFF during Standby mode.
4 LDO4EN	LDO4 Enable bit — LDO4EN is used to enable or disable the LDO4 regulator. 0 LDO4 disabled 1 LDO4 enabled
3:0 LDO4	LDO4 output voltage configuration— Refer to Table 56.

8.6.5.3.44 Page selection register

This register is used to access the extended register pages.

Table 177. Page Selection Register

	Addre	ss: 0x7F func	tional page	Access: user read/write ^[1]							
	7	6	5	4	3 2 1 0						
R W	_		_		PAGE						
Default	0	0	0	0	0	0	0	0			
'" = Unimplemented or reserved											

[1] Read: Anytime

Write: Anytime

Table 178. Page register field descriptions

Field	Description
	Register page selection — The PAGE field is used to select one of the three available register pages.
3:0	0000 Functional page selected
PAGE	0001 Extended page 1 selected
	0010 Extended page 2 selected

8.6.6 Register map

The register map is comprised of thirty-two pages, and its address and data fields are each eight bits wide. Only the first two pages can be accessed. On each page, registers 0 to 0x7F are referred to as 'functional', and registers 0x80 to 0xFF as 'extended'. On each page, the functional registers are the same, but the extended registers are different. To access registers in <u>Extended page 1</u>, one must first write 0x01 to the page register at address 0x7F, and to access registers <u>Extended page 2</u>, one must first write 0x02 to the page register at address 0x7F. To access the <u>Functional page</u> from one of the extended pages, no write to the page register is necessary.

Registers missing in the sequence are reserved; reading from them returns a value 0x00, and writing to them has no effect. The contents of all registers are given in the tables defined in this chapter; each table is structure as follows:

Name: Name of the bit

Bit #: The bit location in the register (7-0)

R/W: Read / Write access and control

- R is read-only access
- R/W is read and write access
- · RW1C is read and write access with write 1 to clear

Reset: Reset signals are color coded based on the following legend.

Bits reset by SC and VDIG_PORB	
Bits reset by EN or loaded default or OTP configuration	
Bits reset by DIGRESETB	
Bits reset by PORB	
Bits reset by VDIG_PORB	
Bits reset by POR or OFFB	

Default: The value after reset, as noted in the Default column of the memory map.

- Fixed defaults are explicitly declared as 0 or 1.
- "X" corresponds to Read/Write bits initialized at start-up, based on the OTP fuse settings or default if V_{DDOTP} = 1.5 V. Bits are subsequently I²C modifiable, when their reset has been released. "X" may also refer to bits which may have other dependencies. For example, some bits may depend on the version of the IC, or a value from an analog block, for instance the sense bits for the interrupts.

8.6.6.1 Register map

Table 179.	Functional	page
------------	------------	------

							BITS	[7:0]				
Add ress	Register name	R/W	Default	7	6	5	4	3	2	1	0	
00	00 DeviceID	R	8'b0011_ 0000	_	_	—	_		DEVICE ID [3:0]			
00	Deviceib			0	0	1	1	0	0	0	0	

VR5100

Table 179. Functional page...continued

							BITS	[7:0]				
Add ress	Register name	R/W	Default	7	6	5	4	3	2	1	0	
02 511	ICON-RE	מ חו/	8'b0001_	FU	JLL_LAYE	R_REV[3:	0]	METAL_LAYER_REV[3:0]				
03 31			0000	0	0	0	1	0	0	0	0	
04		R	8'b0000_	-	-	_	-	FAB	[1:0]	FIN[1:0]	
04	FABID	ĸ	0000	0	0	0	0	0	0	0	0	
05	05 INTS TATO	RW1C	8'b0000_ 0000	_	_	THER M130I	THER M125I	THER M120I	THER M110I	LOWVINI	ENI	
			0000	0	0	0	0	0	0	0	0	
06	INTM ASK0	R/W	8'b0011_ 1111	-	_	THER M130M	THER M125M	THER M120M	THER M110M	LOWVINM	ENM	
	ASI			0	0	1	1	1	1	1	1	
07 II	NT-SENSE	0 R	8'b00xx_ xxxx	VDDOTPS	ICTESTS	THER M130S	THER M125S	THER M120S	THER M110S	LOWVINS	ENS	
			~~~~	0	0	х	x	х	х	x	x	
08	INTS TAT1		RW1C	8'b0000_ 0000	-	_	-	SW3F AULTI	SW2F AULTI	-	SW1F AULTI	SW1F AULTI
			0000	0	0	0	0	0	х	0	0	
09	INTM ASK1	R/W	8'b0111_ 1111	-	_	_	SW3F AULTM	SW2F AULTM	_	SW1F AULTM	SW1F AULTM	
	AUNT			0	1	1	1	1	1	1	1	
0A II	NT-SENSE	1 R	8'b0xxx_ xxxx	_	_	_	SW3F AULTS	SW2F AULTS	_	SW1F AULTS	SW1F AULTS	
			****	0	х	х	x	х	x	x	x	
0E	INTS TAT3	RW1C	8'b0000_ 0000	OTP_ ECCI	OTP AUTO BLOW DONE	_	_	_	_	_	SWBST FAULTI	
				0	0	0	0	0	0	0	0	
0F	INTM ASK3	R/W	8'b1100_ 0101	OTP_ ECCM	OTP_ AUTO_ BLOW_ DONEM	-	_	_	-	-	SWB STFA ULTM	
				1	1	0	0	0	1	0	1	
10 11	NT-SENSE	3 R	8'b0000_ 000x	OTP_ ECCS	OTP_ AUTO_ BLOW_ DONES	_	_	_	_	-	SWBST FAULTS	
				0	0	0	0	0	0	0	0	
11	INTS TAT4		8'b0000_ 0000	_	-	LDO4F AULTI	LDO3F AULTI	V33F AULTI	VSDF AULTI	LDO2F AULTI	LDO1F AULTI	
			0000	0	0	0	0	0	0	0	0	

VR5100

All information provided in this document is subject to legal disclaimers.

Product data sheet: Technical data

© NXP B.V. 2020. All rights reserved.

95 / 118

#### Table 179. Functional page...continued

						BITS[7:0]							
Add ress	Register name	R/W	Default	7	6	5	4	3	2	1	0		
12	INTM ASK4	R/W	8'b0011_ 1111	-	-	LDO4 FAULTM	LDO3 FAULTM	V33 FAULTM	VSDFA ULTM	LDO2F AULTM	LDO1F AULTM		
				0	0	1	1	1	1	1	1		
13	INT-SENSE4	R	8'b00xx_ xxxx	_	_	LDO4 FAULTS	LDO3 FAULTS	V33 FAULTS	VSD FAULTS	LDO2 FAULTS	LDO1 FAULTS		
			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	0	0	х	x	х	x	x	x		
1A	COINCTL	R/W	8'b0000_ 0000	_	-	_	-	COIN CHEN		VCOIN[2:0	]		
				0	0	0	0	0	0	0	0		
1B	1B PWRCTL	R/W	8'b0001_ 0000	REGS CPEN	STBYINV	STBYD	DLY[1:0]	ENBDB	NC[1:0]	ENRSTEN	RESTA RTEN		
			0000	0	0	0	1	0	0	0	0		
1C	MEMA	R/W	8'b0000_				MEM	A[7:0]					
			0000	0	0	0	0	0	0	0	0		
1D	MEMB	R/W	8'b0000_			1	MEM		1				
			0000	0	0	0	0	0	0	0	0		
1E	MEMC	R/W	8'b0000_ 0000					C[7:0]					
			0000	0	0	0	0	0	0	0	0		
1F	MEMD	R/W	8'b0000_ 0000			-	MEM		-	-	-		
			0000	0	0	0	0	0	0	0	0		
20	SW1VOLT	OLT R/W	8'b000x_ xxxx	-	-	-			SW1[4:0]				
				0	0	0	-	-		-	_		
21	SW1STBY	R/W	8'b000x_ xxxx	-	-	-			V1STBY[4	i:0]			
				0	0	0	-	-	– W1OFF[4:	-	_		
22	SW10FF	R/W	8'b000x_ xxxx	0	0	0	_	-		.0j 	_		
				0	0	SW10	_	_	_		_		
23	SW1-MODE	R/W	8'b0000_	-	-	MODE	-		SW1M0	DDE[3:0]			
			XXXX	0	0	0	х	_	_	_	_		
24	SW1CONF	R/W	8'bxx00_ 0100	_	SW1 DVSS PEED	SW1PH	ASE[1:0]	SW1FR	EQ[1:0]	-	SW1ILIM		
				х	-1	0	0	-	-	0	0		
32	SW1CONF	1CONF R/W	N 8'bx100_ 0100	-	SW1 DVSS PEED	SW1PH	ASE[1:0]	SW1FR	EQ[1:0]-	-	SW1ILIM		
				X	_	0	0	_	_	0	0		

VR5100

#### Table 179. Functional page...continued

							BITS	6[7:0]					
Add ress	Register name	R/W	Default	7	6	5	4	3	2	1	0		
35	SW2VOLT	R/W	8'b0xxx_	_	-	_	_	SW2_HI		SW2[2:0]			
55	SWZVOLI	11/00	0110	0	x	х	x	-	_	_			
36	SW2STBY	R/W	8'b0xxx_	_	-	_	_	SW2_HI	SI	N2STBY[2	:0]		
50	50025101		XXXX	0	x	х	x	-	_	_			
37	SW2OFF	R/W	8'b0xxx_	_	_	—	_	SW2_HI	SI	N2STBY[2	:0]		
	0112011	1000	XXXX	0	х	х	x	_	_	-			
38	SW2-MODE	R/W	8'b0010_ 1000	_	-	SW2O MODE	-		SW2MC	DDE[3:0]			
			1000	0	0	1	0	1	0	0	0		
39	39 SW2CONF R/	R/W	8'bxx01_	_	SW2DVS SPEED	SW2PH	ASE[1:0]	SW2FR	EQ[1:0]	-	SW2ILIM		
			0100	Х	_	0	1	-	_	0	0		
20		OLT R/W	R/W		8'b0xxx_	_	_	_	_		SW3	3[3:0]	
3C	SW3VOLT			1100	0	х	х	х	-	_	_	_	
20	3D SW3STBY R/W	R/W	8'b0xxx_	_	-	_	_		SW3ST	BY[3:0]			
30			1100	0	x	х	x	-	-	-	_		
3E	SW3OFF	R/W	8'b0xxx_	_	_	_	_		SW3O	FF[3:0]			
JL	5005011	11/00	1100	0	x	х	х	-	_	_	_		
3F	\$W3MODE	R/W	8'b0011_ 1000	_	-	SW3O MODE	_		SW3MODE[3:0]				
				0	0	1	1	1	0	0	0		
40	SW3CONF	R/W	8'bxx10_ 0100	-	SW3DVS SPEED	SW3PH	ASE[1:0]	SW3FR	SW3FREQ[1:0]		SW3ILIM		
			0100	х	-	1	0	-	-	0	0		
66	SWBS TCTL	R/W	8'b0xx0_ 10xx	-	SWBS ⁻ YMOD		_	SWBST1M ODE[1:0] -		SWBST1 VOLT[1:0]			
				0	_	—	0	-	_	_	_		
69	LDOGCTL	R/W	8'b0xxx_ xxx0	_	_	_	_	-	_	_	STBY_ LP_B		
			~~~	0	x	х	x	x	Х	x	x		
6A	REFO UTCTL	R/W	8'b000x_ 0000	_	-	_	REFO UTEN	-	_	_	-		
			0000	0	0	0	_	0	0	0	0		
6B	VSNV	R/W	8'b0000_	_	-	_	_	-	VSI	NVSVOLT	2:0]		
50	SCTL	1.7.7.	0110	0	0	0	0	0	1	1	0		

Table 179. Functional page...continued

Table 179	Table 179. Functional pagecontinued										
							BITS	[7:0]			
Add ress	Register name	R/W	Default	7	6	5	4	3	2	1	0
6C	LDO1CTL	R/W	8'b010x_ 1110	LDO10 MODE	LDO1 LPWR	LDO1 STBY	LDO1EN		LDO	1[3:0]	
			1110	0	0	0	-	-	_	_	
6D	LDO2CTL	R/W	8'b000x_ 1000	LDO2O MODE	LDO2 LPWR	LDO2 STBY	LDO2EN		LDO2	2[3:0]	
			1000	0	0	0	-	_	_	_	
6E	VSDCTL	R/W	8'b000x_ xx10	VSDO , MODE	VSDLPWR	VSDSTBY	VSDEN	_	_	VSD	[1:0]
			~~10	0	0	0	_	х	х	_	_
6F	V33CTL	R/W	8'b000x_ xx10	V33O MODE	V33LPWR	V33STBY	V33EN	_	_	V33	[1:0]
			~~~~	0	0	0	_	х	x	_	_
70	LDO3CTL	R/W	8'b010x_ 0000	LDO3O MODE	LDO3 LPWR	LDO3 STBY	LDO3EN		LDO	3[3:0]	
			0000	0	0	0	_	_	_	_	_
71	LDO4CTL	R/W	8'b000x_ xxxx	LDO4O MODE	LDO4 LPWR	LDO4 STBY	LDO4EN		LDO4	4[3:0]	
				0	0	0	_	_	_	_	_
7F	Page	R/W	8'b0000_	_	-	_			PAGE[4:0]		
	Register	1 1/ 1 1	0000	0	0	0	0	0	0	0	0

#### Table 180. Extended page 1

Address	Register	TYPE	Default				BITS	[7:0]			
Audress	Name		Delault	7	6	5	4	3	2	1	0
80	OTP FUSE READ EN	R/W	8'b000x_ xxx0	_	_	_	_	_	_	_	OTP FUSE READ EN
				0	0	0	x	х	x	x	x
84	OTP LOAD MASK	R/W	8'b0000_ 0000	START	RL PWBRTN	FORCE PWRCTL	RL PWRCTL	RL OTP	RL OTP ECC	RL OTP FUSE	RL TRIM FUSE
	MAON			0	0	0	0	0	0	0	0
	OTP	_	8'bxxx0	_	-	-	ECC5_SE	ECC4_SE	ECC3_SE	ECC2_SE	ECC1_SE
8A	ECC SE1	R	0000	х	x	x	0	0	0	0	0
8B	RSVD	R	8'bxxx0_ 0000								

VR5100

Product data sheet: Technical data

© NXP B.V. 2020. All rights reserved.

Adduces	Register	TYPE	Defeult				BIT	S[7:0]			
Address	Name	TYPE	Default	7	6	5	4	3	2	1	0
	ОТР		8'bxxx0_	-	_	-	ECC5_DE	ECC4_DE	ECC3_DE	ECC2_DE	ECC1_D
8C	ECC DE1	R	0000	х	x	x	0	0	0	0	0
8D	RSVD	R	8'bxxx0_ 0000								
A0	OTP SW1	R/W	8'b00xx_ xxxx						SW1_VOL		
	VOLT OTP		~~~~	X	X	X	X	X	X	x _SW1_SE	X
A1	SW1 SEQ									_5001_5E0	J[2:0]
A2	OTP SW1	R/W	8'b000x_ xxXx	_	-	-	_	OTP_ CONF		OTP_ FRE	SW1_ Q[1:0]
	CONFIG			х	х	x	x	x	х	x	x
AA	RSVD	R/W	8'b00xx_ xxxx								
			7000	X	X	X	X	X OTP	X	X	X
AC	OTP SW2	R/W	8'b0xxx_ xxxx					SW2_HI	OTP_	_SW2_VOL	T[2:0]
	VOLT		70007	Х	x	x	x	x	Х	x	x
AD	OTP SW2	R/W	8'b0xxx_					-	OTP_	_SW2_SE	Q[2:0]
	SEQ	10.00	XXXX	Х	х	X	x	x	х	х	x
AE	OTP SW2	R/W	8'b0000_ 00xx	-	_	-	_	_	_		SW2_ Q[1:0]
	CONFIG		UUXX	0	0	0	x	x	0	x	x
B0	OTP SW3	R/W	8'b0xxx_				-	C	DTP_SW3	_VOLT[3:0	)]
BU	VOLT		XXXX	х	х	x	x	x	х	x	x
B1	OTP SW3	R/W	8'b0xxx_					-	OTP_	_SW3_SE	Q[2:0]
DI	SEQ	r./ v v	XXXX	х	x	x	x	x	х	x	x
B2	OTP SW3	R/W	8'b0xxx_ xxxx				_			OTP_ FREG	SW3_ Q[1:0]
	CONFIG		7000	Х	x	x	x	x	х	x	x
вс	OTP SWBST	R/W	8'b0000_ 00xx	-	-	-	-	-	_	VOL	WBST_ T[1:0]
	VOLT			0	0	0	0	0	0	0	0
BD	OTP SWBST	R/W	8'b0000_	-	-	-	_		_	SWBST_SI	1
	SEQ		XXXX	0	0	0	0	0	0	0	0
C0	OTP VSNVS	R/W	8'b0000_	-	_	_	_	-	OTP_V	/SNVS_VC	DLT[2:0]
00	VOLT	17/77	0xxx	0	0	0	0	0	0	0	0

VR5100

All information provided in this document is subject to legal disclaimers. Product data sheet: Technical data

Table 180	. Extende	d page '	1continued	

Address	Register	TYPE	Default	BITS[7:0]							
Address	Name	TIPE	Default	7	6	5	4	3	2	1	0
C4	RSVD	R/W	8'b000x_	_	-	_	-	-	-	_	_
04	ROVD		x0xx	0	0	0	x	x	х	x	х
	OTP		8'b0000_						OTP_LDO1	_VOLT[3:0	)]
C8	LDO1 VOLT	R/W	xxxx [–]	0	0	0	0	x	x	х	х
C9	OTP LDO1	R/W	8'b0000_						OTP_LDO1	1_SEQ[3:0	]
03	SEQ	1.7,44	XXXX	0	0	0	0	x	x	x	х
	OTP		8'b0000						OTP_LDO2	_VOLT[3:0	)]
CC	LDO2 VOLT	R/W	xxxx	0	0	0	0	x	x	x	x
0.0	OTP		8'b0000_						OTP_LDO2	2_SEQ[3:0	]
CD	LDO2 SEQ	R/W	xxxx [–]	0	0	0	0	x	х	х	x
	ΟΤΡ		8'b0000_					_		OTP_	
D0	VSD VOLT	R/W	xxxx	0	0	0	0	v	×	VOL	
	OTP			0	0	0	0	X	X	x _VSD_SEC	X נוסיכור
D1	VSD	R/W	8'b0000_ xxxx								
	SEQ		~~~~	0	0	0	0	0	X	x	X
D4	OTP		8'b0000_								_V33 F[2:0]
D4	V33 VOLT	R/W	xxxx	0	0	0	0	x	x	x	x
	ОТР			•				~		_V33_SEC	
D5	V33	R/W	8'b0000_ xxxx	0	0	0	0	x	x		X
	SEQ			0	0	0	0				
D8	OTP LDO3	R/W	8'b0000_						OTP_LDO3		
	VOLT		XXXX	0	0	0	0	X	X	x	X
D9	OTP LDO3	R/W	8'b0000_						OTP_LDO3	3_SEQ[3:0	ני
55	SEQ	1.7.44	XXXX	0	0	0	0	x	x	x	x
	ΟΤΡ		8'b0000_						OTP_LDO4	_VOLT[3:0	)]
DC	LDO4 VOLT	R/W	xxxx	0	0	0	0	x	х	x	x
	OTP	<b>-</b> * • *	8'b0000_						OTP_LDO4	4_SEQ[3:0	]
DD	LDO4 SEQ	R/W	xxxx	0	0	0	0	x	х	x	x
E0	OTP PU CONFIG1	R/W	8'b000x_ xxxx				OTP_ EN_ CFG		OTP_ SWDVS_ CLK		OTP_ SEQ_ CLK_ SPEED
				х	x	х	x	х	x	x	x

© NXP B.V. 2020. All rights reserved.

Table 180.	Extended	page	1continued
------------	----------	------	------------

Address	Register	TYPE	Default	BITS[7:0]							
Audress	Name	TIPE	Delault	7	6	5	4	3	2	1	0
= 4	OTP	DAA	8'b0000	TBB_POR	_	_	-	-	_	_	-
E4	FUSE POR1	R/W	00x0 [—]	0	0	0	0	0	0	x	0
E5	RSVD	R/W	8'b0000_	_	_	-	-	-	_		-
LU	NOVE	1.7.4.4	00x0	0	0	0	0	0	0		0
E6	RSVD	R/W	8'b0000_	_	_	-	-	-	_		-
20	NOVE	10,00	00x0	0	0	0	0	0	0		0
E7	RSVD	R	8'b0000_	_	_	-	-	-	—		-
<b>L</b> '	NOVE	IX.	00x0	0	0	0	0	0	0		0
E8	OTP PWRGD	R/W/M	8'b0000_ 000x	_	_	_	_	_	_	_	OTP_ PG_EN
	EN		0000	0	0	0	0	0	0	x	0
F0	RSVD	R/W	8'b000x_	_	_	-					
10	NOVE	10,00	XXXX	0	0	0	x	x	х	x	x
F1	RSVD	R/W	8'b000x_	_	_	-					
	NOVE	1.7.4.4	XXXX	0	0	0	х	x	х	x	x
F7	OTP BLOWN	R/W	8'b0000_ 000x	_	_	-	_	-	_	_	OTP_ BLOWN
	BLOWN		000x	0	0	0	0	0	0	0	x
FF	OTP I2C ADDR	R/W	8'b0000_ 1xxx	USE_ DE FAULT_ ADD		_		I2C_SLV ADDR[3]	OTP_I2	C_SLV AD	DR[2:0]
				0	0	0	0	1	х	х	x

 Table 181.
 Extended page 2

Ad	Register	TYPE	Default				BITS	[7:0]			
dress	Name		Delault	7	6	5	4	3	2	1	0
81	SW1	R/W	8'b1111_	RSVD	RSVD	RSVD	RSVD	RSVD	SW1	_PWRSTO	6[2:0]
01	PWRSTG		1111	1	1	1	1	1	1	1	1
83	SW1 PWRSTG	R	8'b1111_ 1111	RSVD	RSVD	RSVD	RSVD	RSVD	SW1	_PWRSTO RSVD	6[2:0]
	i mitoro			1	1	1	1	1	1	1	1
84	SW2 PWRSTG	R	8'b1111_ 1111	RSVD	RSVD	RSVD	RSVD	RSVD	SW2	_PWRSTO RSVD	6[2:0]
		Ì	1111	1	1	1	1	1	1	1	1
85	SW3 PWRSTG	R	8'b1111_ 1111	RSVD	RSVD	RSVD	RSVD	RSVD	SW3	_PWRSTO RSVD	6[2:0]

VR5100

#### Table 181. Extended page 2...continued


Ad	Register	TYPE	Default				BITS	[7:0]			
dress	Name	TTPE	Default	7	6	5	4	3	2	1	0
				1	1	1	1	1	1	1	1
88	PWR CTRL OTP	R	8'b0000_ 0001	_	-	_	_	_	_	OTP_ PWRGD_ EN	PG_ SHDWN_ EN
	CTRL			0	0	0	0	0	0	0	1
	I2C					I2C_WF	RITE_ADD	RESS_TR	AP[7:0]		
8D	WRITE AD DRESS TRAP	R/W	8'b0000_ 0000	0	0	0	0	0	0	0	0
8E	I2C TRAP	R/W	8'b0000_ 0000	LET_IT_ ROLL	RSVD	RSVD		I2C_T	RAP_PAG	E[4:0]	
	PAGE		0000	0	0	0	0	0	0	0	0
	I2C	<b>D</b> 4 4 4	8'b0000			12C_WRIT	E_ADDR	ESS_COU	NTER[7:0]		
8F	TRAP CNTR	R/W	0000	0	0	0	0	0	0	0	0
90	IO DRV	R/W	8'b00xx_ xxxx	SDA_D	RV[1:0]	RS	VD	INTB_C	RV[1:0]		MCU_ ′[1:0]
			~~~~	0	0	х	х	x	x	x	x
D0	OTP AUTO ECC0	R/W	8'b0000_ 0000	-	-	_	AUTO_ ECC _ BANK5	AUTO_ ECC _ BANK4	AUTO_ ECC_ BANK3	AUTO_ ECC_ BANK2	AUTO_ ECC_ BANK1
	ECCU		0000	0	0	0	0	0	0	0	0
D8	Rese		8'b0000_			Al	JTO_BLO	W_TIME[7	:0]		,
Do	rved	-	0000	0	0	0	0	0	0	0	0
D9	Rese rved	_	8'b0000_ 0000	START	RELOAD	EN_RW	AUTO_ FUSE_ BLOW5	AUTO_ FUSE_ BLOW4	AUTO_ FUSE_ BLOW3	AUTO_ FUSE_ BLOW2	AUTO_ FUSE_ BLOW1
				0	0	0	0	0	0	0	0
E1	OTP ECC CTRL1	R/W	8'b0000_ 0000	RSVD	ECC1_ CALC_ CIN			ECC1_CIN	1_TBB[5:0]	
	OTRET			0	0	0	0	0	0	0	0
E2	OTP ECC CTRL2	R/W	8'b0000_ 0000	RSVD	ECC2_ CALC_ CIN			ECC2_CIN	1_TBB[5:0]	
	UTILE			0	0	0	0	0	0	0	0
E3	OTP ECC CTRL3	R/W	8'b0000_ 0000	RSVD	ECC3_ CALC_ CIN			ECC3_CIN	1_TBB[5:0]]	
	UIRLO			0	0	0	0	0	0	0	0

VR5100

Table 181	. Extended	d page 2.	continued	

Ad	Register	TYPE	Default	BITS[7:0]							
dress	Name	TIFE	Delault	7	6	5	4	3	2	1	0
E4	OTP ECC CTRL4	R/W	8'b0000_ 0000	RSVD	ECC4_ CALC_ CIN			ECC4_CIN	1_TBB[5:0]	l	
	CTRE4			0	0	0	0	0	0	0	0
E5	OTP ECC CTRL5	R/W	8'b0000_ 0000	RSVD	ECC5_ CALC_ CIN			ECC5_CIN	J_TBB[5:0]	l	
	OTILE			0	0	0	0	0	0	0	0
F1	OTP FUSE CTRL1	R/W	8'b0000_ 0000	_	_	_	_	ANTI FUSE1_ EN	ANTI FUSE1_ LOAD	ANTI FUSE1_ RW	BYPASS1
	OTIL			0	0	0	0	0	0	0	0
F2	OTP FUSE CTRL2	R/W	8'b0000_ 0000	_	_	_	_	ANTI FUSE2_ EN	ANTI FUSE2_ LOAD	ANTI FUSE2_ RW	BYPASS2
	GIRLZ		0000	0	0	0	0	0	0	0	0
F3	OTP FUSE CTRL3	R/W	8'b0000_ 0000	_	_	_	_	ANTI FUSE3_ EN	ANTI FUSE3_ LOAD	ANTI FUSE3_ RW	BYPASS3
	OTRES			0	0	0	0	0	0	0	0
F4	OTP FUSE	R/W	8'b0000_ 0000	_	_	-	_	ANTI FUSE4_ EN	ANTI FUSE4_ LOAD	ANTI FUSE4_ RW	BYPASS4
	CTRL4			0	0	0	0	0	0	0	0
F5	OTP FUSE R/W	R/W	R/W 8'b0000_ 0000	_	_	_	_	ANTI FUSE5_ EN	ANTI FUSE5_ LOAD	ANTI FUSE5_ RW	BYPASS5
	CTRL5			0	0	0	0	0	0	0	0

9 Typical Applications



9.1 Application diagram

10 Bill of materials

The following table provides a complete list of the recommended components on a full featured system using the VR5100 device for -40 °C to 85 °C applications. Components are provided with an example part number; equivalent components may be used.

Table 182. Bill of material for -40 °C to 85 °C applications

Value	Qty	Description	Part#	Manuf acturer	Component/Pin
PMIC					

Table 182. Bill of material for -40 °C to 85 °C applications...continued

Value	Qty	Description	Part#	Manuf acturer	Component/Pin
N/A	1	Power management IC	VR5100	NXP	IC
Buck reg	ulators	i			
1.5 uH 4		IND PWR 1.5 uH at 1.0 MHz 7.1 A 20% 2016	XAL4020-152ME	Coilcraft	SW1 inductor
1.5 µH	4	IND PWR 1.5 uH at 1.0 MHz 2.6 A 20% 2016	LPS4012-152MR	Coilcraft	SW2 and SW3 inductors
4.7 µF	4	CAP CER 4.7 µF 10 V 20% X5R 0402	GRM155R61A475MEAA	Murata	SW1, SW2, SW3 input capacitors
0.1 µF	4	CAP CER 0.1 µF 10 V 20% X5R 0201	GRM033R61A104ME84	Murata	SW1, SW2, SW3 input capacitors (optional)
22 µF	8	CAP CER 22 µF 10 V 20% X5R 0603	GRM188R61A226ME15	Murata	SW1, SW2, SW3 output capacitors
Boost reg	julator		1		
2.2.044	1	IND PWR 2.2 µH at 1.0 MHz 2.4 A 20% 2016	DFE201610E-2R2M	TOKO INC.	SWBST inductor
2.2 µH	1	IND PWR 2.2 µH at 1.0 MHz 1.85 A 20% 1210	BRL3225T2R2M	Taiyo Yuden	Alternate for low power applications
10 µF	1	CAP CER 10 µF 10 V 20% X5R 0402	GRM155R61A106ME11	Murata	SWBST input capacitor
N/A	1	DIODE SCH PWR RECT 1.0 A 20 V SMT	MBR120LSFT3G	ON Semi	SWBST diode
22 µF	2	CAP CER 22 µF 10 V 20% X5R 0603	GRM188R61A226ME15D	Murata	SWBST output capacitors
Linear reg	gulator	'S		·	,
1.0 µF	3	CAP CER 1.0 µF 10 V 20% X5R 0201	GRM033R61A105ME44	Murata	LDO1, LDO2, LDO3 and LDO4 input capacitors
2.2 µF	3	CAP CER 2.2 µF 10 V 20% X5R 0201	GRM033R61A225ME47	Murata	LDO1, LDO3, VSD output capacitors
10 µF	1	CAP CER 10 µF 10 V 20% X5R 0402	GRM155R61A106ME11	Murata	V33 and VSD input capacitor
4.7 µF	3	CAP CER 4.7 µF 10 V 20% X5R 0402	GRM155R61A475MEAA	Murata	LDO2, LDO4, V33 output capacitors
Miscellan	eous			L.	,
1.0 µF	4	CAP CER 1.0 µF 10 V 20% X5R 0201	GRM033R61A105ME44	Murata	VCC, VBG, REFOUT, VINREFOUT capacitors
0.22 µF	2	CAP CER 0.22 µF 10 V 20% X5R 0201	GRM033R61A224ME90	Murata	VDIG and coin cell output capacitors
0.47 µF	1	CAP CER 0.47 µF 10 V 20% X5R 0201	GRM033R61A474ME90	Murata	VSNVS output capacitor
2.2 µF	1	CAP CER 2.2 µF 10 V 20% X5R 0201	GRM033R61A225ME47	Murata	VIN input capacitor when not using Front-end LDO

Table 182. Bill of material for -40 °C to 85 °C applications...continued

Value	Qty	Description	Part#	Manuf acturer	Component/Pin
0.1 µF	5	CAP CER 0.1 µF 10 V 10% X5R 0201	GRM033R61A104KE84	Murata	VCCI2C, VIN input capacitors
100 k	2	RES MF 100 k 1/16 W 1% 0402	RC0402FR-07100KL	YAGEO AMERICA	Pull-up resistors
4.7 k	2	RES MF 4.70 k 1/20 W 1% 0201	RC0201FR-074K7L	YAGEO AMERICA	I ² C Pull-up resistors

The following table provides a complete list of the recommended components on a full featured system using the VR5100 Device for -40 °C to 105 °C applications. Components are provided with an example part number, equivalent components may be used.

Table 183. Bill of material for -40 °C to 105 °C applications

Value	Qty	Description	Part#	Manuf acturer	Component/Pin
PMIC		1	I		,
N/A	1	Power management IC	VR5100	NXP	IC
Buck regu	lators	·	·	·	
1.5 µH	4	IND PWR 1.5 µH at 1.0 MHz 2.9 A 20% 2016	DFE201610E-1R5M	TOKO INC.	SW1, SW2, SW3 inductors
1.5 μπ	4	IND PWR 1.5 µH at 1.0 MHz 2.2 A 20% 1210	BRL3225T1R5M	Taiyo Yuden	Alternate for low-power applications
4.7 µF	4	CAP CER 4.7 µF 10 V 10% X7S 0603	GRM188C71A475KE11	Murata	SW1, SW2, SW3 input capacitors
0.1 µF	4 CAP CER 0.1 μF 10 V 10% X7S 0201		GRM033C71A104KE14	Murata	SW1, SW2, SW3 input capacitors (optional)
22 µF	8	CAP CER 22 µF 10 V 20% X7T 0805	GRM21BD71A226ME44	Murata	SW1, SW2, SW3 output capacitors
Boost reg	ulator	1	1		
0.0		IND PWR 2.2 µH at 1.0 MHz 2.4 A 20% 2016	DFE201610E-2R2M	TOKO INC.	SWBST inductor
2.2 µH	1	IND PWR 2.2 µH at 1.0 MHz 1.85 A 20% 1210	BRL3225T2R2M	Taiyo Yuden	Alternate for low-power applications
10 µF	1	CAP CER 10 µF 10 V 20% X7T 0603	GRM188D71A106MA73	Murata	SWBST input capacitor
N/A	1	DIODE SCH PWR RECT 1.0 A 20 V SMT	MBR120LSFT3G	ON Semi	SWBST diode
22 µF	2	CAP CER 22 µF 10 V 20% X5R 0603	GRM188R61A226ME15D	Murata	SWBST output capacitors
Linear reg	julator	S	I		,
1.0 µF	3	CAP CER 1.0 µF 10 V 10% X7S 0402	GRM155C71A105KE11	Murata	LDO1, LDO2, LDO3 and LDO4 input capacitors
2.2 µF	3	CAP CER 2.2 µF 10 V 10% X7S 0402	GRM155C71A225KE11	Murata	LDO1, LDO3, VSD output capacitors

VR5100

Value	Qty	Description	Part#	Manuf acturer	Component/Pin
10 µF	1	CAP CER 10 µF 10 V 20% X7T 0603	GRM188D71A106MA73	Murata	V33 and VSD input capacitor
4.7 µF	3	CAP CER 4.7 µF 10 V 10% X7S 0603	GRM188C71A475KE11	Murata	LDO2, LDO4, V33 output capacitors
Miscellane	eous				
1.0 µF	4	CAP CER 1.0 µF 10 V 10% X7R 0402	GRM155C71A105KE11	Murata	VCC, VDIG, REFOUT, VINREFOUT capacitors
0.22 µF	2	CAP CER 0.22 µF 10 V 10% X7R 0402	GRM155R71A224KE01	Murata	VBG and coin cell output capacitors
0.47 µF	1	CAP CER 0.47 µF 10 V 20% X5R 0201	GRM155R71A474KE01	Murata	VSNVS output capacitor
2.2 µF	1	CAP CER 2.2 µF 10 V 10% X7S 0402	GRM155C71A225KE11	Murata	VIN input capacitor
0.1 µF	5	CAP CER 0.1 µF 10 V 10% X7S 0201	GRM033C71A104KE14	Murata	VCCI2C, VHALF, VIN input capacitors
100 k	2	RES MF 100 k 1/16 W 1% 0402	RC0402FR-07100KL	YAGEO AMERICA	Pull-up resistors
4.7 k	2	RES MF 4.70 K 1/20 W 1% 0201	RC0201FR-074K7L	YAGEO AMERICA	I ² C pull-up resistors

11 Thermal information

11.1 Rating data

The thermal rating data of the packages has been simulated with the results listed in Table 4. Junction to Ambient Thermal Resistance Nomenclature: the JEDEC specification reserves the symbol $R_{\theta JA}$ or θJA (Theta-JA) strictly for junction-to-ambient thermal resistance on a 1s test board in natural convection environment. $R_{\theta JMA}$ or θJMA (Theta-JMA) is used for both junction-to-ambient on a 2s2p test board in natural convection and for junction-to-ambient with forced convection on both 1s and 2s2p test boards. It is anticipated the generic name, Theta-JA, continues to be commonly used. The JEDEC standards can be consulted at http://www.jedec.org.

11.2 Estimation of junction temperature

An estimation of the chip junction temperature T_J can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

with:

T_A = Ambient temperature for the package in °C

 $R_{\theta JA}$ = Junction to ambient thermal resistance in °C/W

P_D = Power dissipation in the package in W

The junction to ambient thermal resistance is an industry standard value providing a quick and easy estimation of thermal performance. Unfortunately, there are two values

VR5100

in common usage: the value determined on a single layer board $R_{\theta JA}$ and the value obtained on a four layer board $R_{\theta JMA}$. Actual application PCBs show a performance close to the simulated four layer board value, although this may be somewhat degraded in case of significant power dissipated by other components placed close to the device.

At a known board temperature, the junction temperature T_J is estimated using the following equation

 $T_J = T_B + (R_{\theta JB} \times P_D)$ with

T_B = Board temperature at the package perimeter in °C

 $R_{\theta JB}$ = Junction to board thermal resistance in °C/W

P_D = Power dissipation in the package in W

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made.


12 Packaging

12.1 Packaging dimensions


Package dimensions are provided in package drawings. To find the most current package outline drawing, go to <u>http://www.nxp.com</u> and perform a keyword search for the drawing's document number. See <u>Section 6.2 "Thermal characteristics"</u> for specific thermal characteristics for each package.

 Table 184. Package drawing information

Package	Suffix	Package outline drawing number
48-pin QFN 7X7 mm - 0.5 mm pitch	EP	98ASA00719D



NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OU	TLINE	PRINT VERSION NOT	TO SCALE
TITLE:	DOCUMEN	NT NO: 98ASA00719D	REV: C	
QFN, THERMALLY ENI 7 X 7 X 0.85. 0.5 PITCH.	'	STANDAF	RD: NON-JEDEC	
		SOT619-	-18 1	2 JAN 2016



DETAIL G VIEW ROTATED 90°CW

© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OU	TLINE	PRINT VERSION NO	T TO SCALE
TITLE:		DOCUMEN	NT NO: 98ASA00719D	REV: C
QFN, THERMALLY ENI 7 X 7 X 0.85. 0.5 PITCH.	,	STANDAF	RD: NON-JEDEC	
		SOT619-	18	12 JAN 2016

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. THIS IS A NON-JEDEC REGISTERED PACKAGE.
- A. COPLANARITY APPLIES TO LEADS AND DIE ATTACH FLAG.
- S DIMENSION APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.3 MM FROM TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION SHOULD NOT BE MEASURED IN THAT RADIUS AREA.

©	NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OU	TLINE	PRINT VERSIO	ON NOT TO	SCALE	Ξ
TITLE:	TITLE:			NT NO: 98ASA00 ⁻	719D	REV:	С
7	QFN, THERMALLY ENI X 7 X 0.85. 0.5 PITCH.	STANDAF	RD: NON-JEDEC				
,	/ X / X 0.00, 0.0 FITCH, 40 TERMINAL		SOT619-	18	12 .	AN 20	16

13 Revision history

Revision	Date	Description of changes
1.0	12/2015	Initial release
2.0	2/2016	Relabeled REFDDR as REFOUTUpdated form and style
3.0	2/2016	VLDOIN34 max. voltage updated to 3.6 V

Table 185. ...continued

Revision	Date	Description of changes		
4.0	2/2017	 Replaced Figure 1 Removed PC34VR5100A2EP from Table 1 Corrected Figure 4 Removed A2 column from Table 37 Updated Figure 27 Corrected title for Figure 24 Changed PC parts to MC in Table 1 Updated Table 73 (changed default values to 1 for bits [5:0]) 		
5.0	12/2018	 Added MC34VR5100A2EP to <u>Table 1</u> Added A2 and its values in <u>Table 37</u> 		
6.0	10/2020	 Updated per CIN# 202010013I Replaced Figure 37 with a more legible version (cosmetic only, no technical changes) Changed data sheet status from Advanced Information to Technical Data Updated all artwork to compy with corporate standards (cosmetic only, no technical changes) Re-formatted document to conform with current corporate standards (cosmetic only, no technical changes) 		

14 Legal information

14.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

14.2 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

V	R5	10	0

NXP — wordmark and logo are trademarks of NXP B.V.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Tables

Tab. 1.	Orderable part variations3
Tab. 2.	Pin definitions5
Tab. 3.	Absolute maximum voltage ratings
Tab. 4.	Thermal ratings8
Tab. 5.	Current consumption summary9
Tab. 6.	Static electrical characteristics – SW110
Tab. 7.	Static electrical characteristics – SW211
Tab. 8.	Static electrical characteristics – SW313
Tab. 9.	Static electrical characteristics - SWBST 13
Tab. 10.	Static electrical characteristics - VSNVS 14
Tab. 11.	Dynamic electrical characteristics - VSNVS 15
Tab. 12.	Static electrical characteristics - LDO115
Tab. 13.	Dynamic electrical characteristics - LDO1 16
Tab. 14.	Static electrical characteristics - LDO216
Tab. 15.	Dynamic electrical characteristics - LDO2 17
Tab. 16.	Static electrical characteristics – VSD17
Tab. 17.	Dynamic Electrical Characteristics - VSD18
Tab. 18.	Static Electrical Characteristics – V3318
Tab. 19.	Dynamic electrical characteristics – V33 19
Tab. 20.	Static electrical characteristics – LDO3 19
Tab. 21.	Dynamic electrical characteristics – LDO3 20
Tab. 22.	Static electrical characteristics - LDO420
Tab. 23.	Dynamic electrical characteristics - LDO421
Tab. 24.	Static electrical characteristics - REFOUT21
Tab. 25.	Dynamic electrical characteristics -
	REFOUT22
Tab. 26.	Static electrical characteristics - Coin Cell22
Tab. 27.	Static electrical characteristics - Digital I/O22
Tab. 28.	Static electrical characteristics - internal
	supplies
Tab. 29.	Static electrical characteristics - UVDET
	threshold23
Tab. 30.	VR5100 power tree26
Tab. 31.	EN hardware debounce bit settings
Tab. 32.	Start-up sequence28
Tab. 33.	Start-up sequence clock speed28
Tab. 34.	EN configuration29
Tab. 35.	I2C address configuration29
Tab. 36.	DVS speed selection for SWx29
Tab. 37.	Start-up configuration30
Tab. 38.	REFOUT external components
Tab. 39.	SWx regulators external components
Tab. 40.	Switching mode description 33
Tab. 41.	Regulator mode control34
Tab. 42.	DVS speed selection for SWx35
Tab. 43.	Regulator phase clock selection
Tab. 44.	Optimum phasing36
Tab. 45.	Regulator Frequency Configuration
Tab. 46.	SW1 output voltage configuration
Tab. 47.	SW1 register summary38
Tab. 48.	
-	SW2 output voltage configuration
Tab. 49.	SW2 register summary
Tab. 49. Tab. 50.	SW2 register summary
Tab. 49. Tab. 50. Tab. 51.	SW2 register summary
Tab. 49. Tab. 50. Tab. 51. Tab. 52.	SW2 register summary
Tab. 49. Tab. 50. Tab. 51.	SW2 register summary

Tab. 54. LDO external components 42 Tab. 55. LDO1, LDO2 output voltage configuration 43 Tab. 57. V33 output voltage configuration 44 Tab. 57. VS3 output voltage configuration 44 Tab. 58. VSD output voltage configuration 44 Tab. 59. LDO control 44 Tab. 61. Register VSNVSCTL - ADDR 0x6B 46 Tab. 61. Register COINCTL - ADDR 0x1A 47 Tab. 63. Coin cell charger external components 47 Tab. 65. Coin cell charger external components 47 Tab. 66. Thermal protection thresholds 47 Tab. 67. STBY pin and polarity control 49 Tab. 68. STBY delay - initiated response 50 Tab. 70. State machine flow summary 51 Tab. 71. Interrupt, mask, and sense bits 58 Tab. 72. Register INTSANO - ADDR 0x06 60 Tab. 73. Register INTSENSE - ADDR 0x07 60 Tab. 74. Register INTSANO - ADDR 0x06 62 Tab. 75. Register INTSANO - ADDR 0x07 60		
Tab. 55. LDO1, LDO2 output voltage configuration 43 Tab. 56. LDO3, LDO4 output voltage configuration 44 Tab. 57. V33 output voltage configuration 44 Tab. 58. VSD output voltage configuration 44 Tab. 59. LDO control 44 Tab. 60. SNVS modes of operation 45 Tab. 61. Register VSNVSCTL - ADDR 0x68 46 Tab. 63. Coin cell charger voltage 46 Tab. 65. Coin cell charger external components 47 Tab. 66. Thermal protection thresholds 47 Tab. 67. STBY delay - initiated response 50 Tab. 70. State machine flow summary 51 Tab. 71. Interrupt, mask, and sense bits 58 Tab. 72. Register INTSATO - ADDR 0x06 60 Tab. 73. Register INTSENSE0 - ADDR 0x07 60 Tab. 74. Register INTSENSE1 - ADDR 0x08 61 Tab. 75. Register INTSATAT - ADDR 0x06 62 Tab. 76. Register INTSENSE3 - ADDR 0x07 62 Tab. 78. Register INTSATA* ADDR 0x08 61	Tab 51	I DO external components 42
Tab. 56. LDO3, LDO4 output voltage configuration 44 Tab. 57. V33 output voltage configuration 44 Tab. 58. VSD output voltage configuration 44 Tab. 60. SNVS modes of operation 45 Tab. 61. Register VSNVSCTL - ADDR 0x6B 46 Tab. 62. VSNVS external components 46 Tab. 63. Coin cell charger voltage 46 Tab. 65. Coin cell charger voltage 46 Tab. 66. Thermal protection thresholds 47 Tab. 66. Thermal protection thresholds 47 Tab. 67. STBY pin and polarity control 49 Tab. 68. STBY delay - initiated response 50 Tab. 70. State machine flow summary 51 Tab. 71. Interrupt, mask, and sense bits 58 Tab. 72. Register INTSTAT0 - ADDR 0x06 60 Tab. 73. Register INTSTAT1 - ADDR 0x07 60 Tab. 74. Register INTMASK3 - ADDR 0x07 60 Tab. 75. Register INTSENSE1 - ADDR 0x07 62 Tab. 76. Register INTSAT3 - ADDR 0x07 62 Ta		
Tab. 57. V33 output voltage configuration 44 Tab. 58. VSD output voltage configuration 44 Tab. 59. LDO control 44 Tab. 61. Register VSNVSCTL - ADDR 0x6B 46 Tab. 61. Register COINCTL - ADDR 0x1A 47 Tab. 62. VSNVS external components 46 Tab. 63. Coin cell charger voltage 46 Tab. 64. Register COINCTL - ADDR 0x1A 47 Tab. 65. Coin cell charger external components 47 Tab. 66. Thermal protection thresholds 47 Tab. 67. STBY pin and polarity control 49 Tab. 70. State machine flow summary 51 Tab. 71. Interrupt, mask, and sense bits 58 Tab. 72. Register INTSATO - ADDR 0x06 60 Tab. 73. Register INTMASKO - ADDR 0x06 61 Tab. 74. Register INTSATA - ADDR 0x07 60 Tab. 75. Register INTSATA - ADDR 0x06 62 Tab. 76. Register INTSENSE - ADDR 0x07 60 Tab. 77. Register INTSATA - ADDR 0x06 62 Tab. 78.		
Tab. 58. VSD output voltage configuration 44 Tab. 59. LDO control 44 Tab. 60. SNVS modes of operation 45 Tab. 61. Register VSNVSCTL - ADDR 0x6B 46 Tab. 62. VSNVS external components 46 Tab. 63. Coin cell charger voltage 46 Tab. 65. Coin cell charger external components 47 Tab. 66. Thermal protection thresholds 47 Tab. 67. STBY pin and polarity control 49 Tab. 68. STBY delay - initiated response 50 Tab. 70. State machine flow summary 51 Tab. 71. Interrupt, mask, and sense bits 58 Tab. 72. Register INTSATO - ADDR 0x06 60 Tab. 73. Register INTSENSE0 - ADDR 0x07 60 Tab. 74. Register INTSATAT - ADDR 0x08 61 Tab. 75. Register INTSATAT - ADDR 0x06 62 Tab. 76. Register INTSASA - ADDR 0x07 62 Tab. 77. Register INTSASA - ADDR 0x07 62 Tab. 78. Register INTSASA - ADDR 0x06 62 Tab. 79.		
Tab. 59.LDO control44Tab. 60.SNVS modes of operation45Tab. 61.Register VSNVSCTL - ADDR 0x6B46Tab. 62.VSNVS external components46Tab. 63.Coin cell charger voltage46Tab. 64.Register COINCTL - ADDR 0x1A47Tab. 65.Coin cell charger external components47Tab. 66.Thermal protection thresholds47Tab. 67.STBY pin and polarity control49Tab. 68.STBY delay - initiated response50Tab. 69.Regulator mode control50Tab. 71.Interrupt, mask, and sense bits58Tab. 72.Register INTSATO - ADDR 0x0559Tab. 73.Register INTSATO - ADDR 0x0660Tab. 74.Register INTSASO - ADDR 0x0760Tab. 75.Register INTSASO - ADDR 0x0861Tab. 76.Register INTSASI - ADDR 0x0861Tab. 77.Register INTSASI - ADDR 0x0862Tab. 78.Register INTSASI - ADDR 0x0762Tab. 79.Register INTSASI - ADDR 0x0762Tab. 79.Register INTSASI - ADDR 0x0662Tab. 79.Register INTSENSE1 - ADDR 0x0662Tab. 79.Register INTSENSE3 - ADDR 0x1062Tab. 79.Register INTSENSE4 - ADDR 0x1163Tab. 81.Register INTSENSE4 - ADDR 0x1163Tab. 82.Register FABID - ADDR 0x0464Tab. 83.Register MEMA ADDR 0x1263Tab. 84.Register MEMA ADDR 0x12 <t< td=""><td>-</td><td></td></t<>	-	
Tab. 60. SNVS modes of operation 45 Tab. 61. Register VSNVSCTL - ADDR 0x6B 46 Tab. 62. VSNVS external components 46 Tab. 63. Coin cell charger voltage 46 Tab. 64. Register COINCTL - ADDR 0x1A 47 Tab. 65. Coin cell charger external components 47 Tab. 66. Thermal protection thresholds 47 Tab. 67. STBY pin and polarity control 49 Tab. 68. STBY delay - initiated response 50 Tab. 70. State machine flow summary 51 Tab. 71. Interrupt, mask, and sense bits 58 Tab. 72. Register INTSENSE0 - ADDR 0x05 59 Tab. 73. Register INTSENSE0 - ADDR 0x07 60 Tab. 75. Register INTSENSE1 - ADDR 0x08 61 Tab. 76. Register INTSENSE1 - ADDR 0x04 62 Tab. 78. Register INTSENSE3 - ADDR 0x10 62 Tab. 78. Register INTSENSE3 - ADDR 0x10 62 Tab. 79. Register INTSENSE3 - ADDR 0x10 62 Tab. 79. Register INTSENSE3 - ADDR 0x10 62 <td< td=""><td></td><td></td></td<>		
Tab. 61. Register VSNVSCTL - ADDR 0x6B 46 Tab. 62. VSNVS external components 46 Tab. 63. Coin cell charger voltage 47 Tab. 64. Register COINCTL - ADDR 0x1A 47 Tab. 65. Coin cell charger external components 47 Tab. 66. Thermal protection thresholds 47 Tab. 67. STBY delay - initiated response 50 Tab. 68. STBY delay - initiated response 50 Tab. 70. State machine flow summary 51 Tab. 71. Interrupt, mask, and sense bits 58 Tab. 72. Register INTSATO - ADDR 0x06 60 Tab. 73. Register INTSENSE0 - ADDR 0x07 60 Tab. 74. Register INTSATA - ADDR 0x08 61 Tab. 75. Register INTSATA - ADDR 0x08 61 Tab. 76. Register INTSENSE1 - ADDR 0x04 62 Tab. 79. Register INTSATA - ADDR 0x07 62 Tab. 80. Register INTSAK3 - ADDR 0x04 61 Tab. 78. Register INTSAK4 - ADDR 0x12 63 Tab. 81. Register INTSASK4 - ADDR 0x12 63 Tab		
Tab. 62. VSNVS external components 46 Tab. 63. Coin cell charger voltage 46 Tab. 65. Coin cell charger external components 47 Tab. 65. Coin cell charger external components 47 Tab. 66. Thermal protection thresholds 47 Tab. 67. STBY delay - initiated response 50 Tab. 68. STBY delay - initiated response 50 Tab. 70. State machine flow summary 51 Tab. 71. Interrupt, mask, and sense bits 58 Tab. 72. Register INTSAT0 - ADDR 0x05 59 Tab. 73. Register INTSENSE0 - ADDR 0x07 60 Tab. 74. Register INTSENSE0 - ADDR 0x07 60 Tab. 75. Register INTSENSE1 - ADDR 0x08 61 Tab. 76. Register INTSENSE1 - ADDR 0x07 62 Tab. 77. Register INTSENSE3 - ADDR 0x07 62 Tab. 78. Register INTSENSE3 - ADDR 0x07 62 Tab. 78. Register INTSENSE3 - ADDR 0x07 62 Tab. 78. Register INTSENSE3 - ADDR 0x07 62 Tab. 80. Register INTSENSE3 - ADDR 0x10 62		
Tab. 63. Coin cell charger voltage 46 Tab. 64. Register COINCTL - ADDR 0x1A 47 Tab. 65. Coin cell charger external components 47 Tab. 67. STBY pin and polarity control 49 Tab. 68. STBY delay - initiated response 50 Tab. 67. STBY pin and polarity control 49 Tab. 68. STBY delay - initiated response 50 Tab. 70. State machine flow summary 51 Tab. 71. Interrupt, mask, and sense bits 58 Tab. 72. Register INTSENSE0 - ADDR 0x06 60 Tab. 73. Register INTSENSE1 - ADDR 0x07 60 Tab. 74. Register INTSENSE1 - ADDR 0x08 61 Tab. 75. Register INTSENSE1 - ADDR 0x06 62 Tab. 79. Register INTSENSE3 - ADDR 0x07 62 Tab. 79. Register INTSENSE3 - ADDR 0x06 62 Tab. 79. Register INTSENSE3 - ADDR 0x10 62 Tab. 80. Register INTSENSE4 - ADDR 0x11 63 Tab. 81. Register INTSENSE4 - ADDR 0x03 64 Tab. 82. Register FABID - ADDR 0x04 64		
Tab. 64.Register COINCTL - ADDR 0x1A47Tab. 65.Coin cell charger external components47Tab. 66.Thermal protection thresholds47Tab. 67.STBY pin and polarity control49Tab. 68.STBY delay - initiated response50Tab. 70.State machine flow summary51Tab. 71.Interrupt, mask, and sense bits58Tab. 72.Register INTSATO - ADDR 0x0559Tab. 73.Register INTSKATO - ADDR 0x0660Tab. 74.Register INTSKATO - ADDR 0x0660Tab. 75.Register INTSKAT1 - ADDR 0x0861Tab. 76.Register INTSKAT1 - ADDR 0x0961Tab. 77.Register INTSENSE1 - ADDR 0x0662Tab. 78.Register INTSENSE1 - ADDR 0x0762Tab. 79.Register INTSENSE3 - ADDR 0x0762Tab. 79.Register INTSENSE3 - ADDR 0x0662Tab. 80.Register INTSENSE3 - ADDR 0x1062Tab. 81.Register INTSENSE4 - ADDR 0x1163Tab. 82.Register INTSENSE4 - ADDR 0x0064Tab. 84.Register SILICON REV- ADDR 0x0364Tab. 85.Register FABID - ADDR 0x0464Tab. 86.Register MEMA ADDR 0x1265Tab. 87.Register MEMA ADDR 0x1265Tab. 88.Register MEMA ADDR 0x1265Tab. 89.Register MEMA ADDR 0x1666Tab. 80.Register MEMA ADDR 0x1666Tab. 81.Register MEMA ADDR 0x1666Tab. 92.INTSTAT1 Fi		
Tab. 65. Coin cell charger external components 47 Tab. 66. Thermal protection thresholds 47 Tab. 67. STBY delay - initiated response 50 Tab. 68. STBY delay - initiated response 50 Tab. 69. Regulator mode control 50 Tab. 70. State machine flow summary 51 Tab. 71. Interrupt, mask, and sense bits 58 Tab. 72. Register INTSATO - ADDR 0x05 59 Tab. 73. Register INTSENSE0 - ADDR 0x06 60 Tab. 74. Register INTSENSE1 - ADDR 0x08 61 Tab. 75. Register INTSENSE1 - ADDR 0x07 60 Tab. 76. Register INTSENSE1 - ADDR 0x06 62 Tab. 77. Register INTSENSE3 - ADDR 0x07 62 Tab. 78. Register INTSENSE3 - ADDR 0x10 62 Tab. 80. Register INTSENSE3 - ADDR 0x10 62 Tab. 81. Register INTSENSE4 - ADDR 0x12 63 Tab. 82. Register INTSENSE4 - ADDR 0x12 63 Tab. 83. Register MEMA ADDR 0x12 64 Tab. 84. Register MEMA ADDR 0x16 64 T		
Tab. 66. Thermal protection thresholds 47 Tab. 67. STBY pin and polarity control 49 Tab. 68. STBY delay - initiated response 50 Tab. 69. Regulator mode control 50 Tab. 70. State machine flow summary 51 Tab. 71. Interrupt, mask, and sense bits 58 Tab. 72. Register INTSTAT0 - ADDR 0x05 59 Tab. 73. Register INTSENSE0 - ADDR 0x06 60 Tab. 74. Register INTSENSE0 - ADDR 0x07 60 Tab. 75. Register INTSENSE1 - ADDR 0x08 61 Tab. 76. Register INTSENSE1 - ADDR 0x04 61 Tab. 78. Register INTSENSE3 - ADDR 0x07 62 Tab. 79. Register INTSENSE3 - ADDR 0x07 62 Tab. 80. Register INTSENSE3 - ADDR 0x10 62 Tab. 81. Register INTSENSE4 - ADDR 0x11 63 Tab. 82. Register INTSENSE4 - ADDR 0x13 63 Tab. 83. Register SELICON REV- ADDR 0x03 64 Tab. 84. Register MEMA ADDR 0x1C 64 Tab. 85. Register MEMA ADDR 0x16 65 Tab. 90.		
Tab. 67.STBY pin and polarity control49Tab. 68.STBY delay - initiated response50Tab. 69.Regulator mode control50Tab. 70.State machine flow summary51Tab. 71.Interrupt, mask, and sense bits58Tab. 72.Register INTSTAT0 - ADDR 0x0559Tab. 73.Register INTSENSE0 - ADDR 0x0660Tab. 74.Register INTSENSE0 - ADDR 0x0760Tab. 75.Register INTSENSE1 - ADDR 0x0861Tab. 76.Register INTSENSE1 - ADDR 0x0861Tab. 77.Register INTSENSE1 - ADDR 0x0461Tab. 78.Register INTSENSE3 - ADDR 0x0762Tab. 79.Register INTSENSE3 - ADDR 0x0762Tab. 80.Register INTSENSE3 - ADDR 0x1062Tab. 81.Register INTSENSE3 - ADDR 0x1163Tab. 82.Register INTSENSE4 - ADDR 0x1263Tab. 83.Register INTSENSE4 - ADDR 0x0364Tab. 84.Register SLICON REV- ADDR 0x0364Tab. 85.Register MEMA ADDR 0x1C64Tab. 86.Register MEMA ADDR 0x1665Tab. 90.Register MEMA ADDR 0x1765Tab. 91.Status interrupt register 0 (INTSTAT0)65Tab. 92.INTSTAT1 field descriptions66Tab. 93.Interrupt sense register 0 (INTSTAT1)68Tab. 94.INTMASK0 field descriptions67Tab. 95.Interrupt sense register 1 (INTSENSE1)69Tab. 94.INTSASA field descriptions67 <t< td=""><td></td><td></td></t<>		
Tab. 68. STBY delay - initiated response 50 Tab. 69. Regulator mode control 50 Tab. 70. State machine flow summary 51 Tab. 71. Interrupt, mask, and sense bits 58 Tab. 72. Register INTSAT0 - ADDR 0x05 59 Tab. 73. Register INTSENSE0 - ADDR 0x07 60 Tab. 74. Register INTSENSE0 - ADDR 0x07 60 Tab. 75. Register INTSENSE1 - ADDR 0x08 61 Tab. 76. Register INTSENSE1 - ADDR 0x04 61 Tab. 77. Register INTSENSE1 - ADDR 0x07 62 Tab. 78. Register INTSENSE3 - ADDR 0x07 62 Tab. 80. Register INTSENSE3 - ADDR 0x10 62 Tab. 81. Register INTSENSE3 - ADDR 0x10 62 Tab. 82. Register INTSENSE4 - ADDR 0x12 63 Tab. 83. Register DEVICEID - ADDR 0x03 64 Tab. 84. Register MEMA ADDR 0x16 64 Tab. 85. Register MEMA ADDR 0x17 65 Tab. 86. Register MEMA ADDR 0x17 65 Tab. 87. Register MEMA ADDR 0x17 65 Tab. 89. <td< td=""><td></td><td></td></td<>		
Tab. 69.Regulator mode control50Tab. 70.State machine flow summary51Tab. 71.Interrupt, mask, and sense bits58Tab. 72.Register INTSTAT0 - ADDR 0x0559Tab. 73.Register INTSENSE0 - ADDR 0x0760Tab. 74.Register INTSENSE0 - ADDR 0x0760Tab. 75.Register INTSENSE1 - ADDR 0x0861Tab. 76.Register INTSENSE1 - ADDR 0x0861Tab. 77.Register INTSENSE1 - ADDR 0x0662Tab. 78.Register INTSENSE3 - ADDR 0x0662Tab. 80.Register INTSENSE3 - ADDR 0x1062Tab. 81.Register INTSENSE3 - ADDR 0x1062Tab. 82.Register INTSENSE4 - ADDR 0x1163Tab. 83.Register INTSENSE4 - ADDR 0x1263Tab. 84.Register DEVICEID - ADDR 0x0064Tab. 85.Register SILICON REV- ADDR 0x0364Tab. 86.Register MEMA ADDR 0x1C64Tab. 87.Register MEMA ADDR 0x1265Tab. 88.Register MEMA ADDR 0x1665Tab. 90.Register MEMD ADDR 0x1765Tab. 91.Status interrupt register 0 (INTSTAT0)65Tab. 92.INTSTAT0 Field descriptions66Tab. 93.Interrupt sense register 0 (INTSENSE0)67Tab. 94.INTMASK0 field descriptions67Tab. 95.Interrupt sense register 1 (INTSTAT1)68Tab. 94.INTMASK0 field descriptions67Tab. 95.Interrupt sense register 1 (INTSENSE1)69		
Tab. 70.State machine flow summary51Tab. 71.Interrupt, mask, and sense bits58Tab. 72.Register INTSTAT0 - ADDR 0x0559Tab. 73.Register INTSENSE0 - ADDR 0x0760Tab. 74.Register INTSENSE0 - ADDR 0x0760Tab. 75.Register INTSAT1 - ADDR 0x0861Tab. 76.Register INTSENSE1 - ADDR 0x0961Tab. 77.Register INTSENSE1 - ADDR 0x0662Tab. 78.Register INTSENSE1 - ADDR 0x0762Tab. 79.Register INTSENSE3 - ADDR 0x0762Tab. 80.Register INTSENSE3 - ADDR 0x1062Tab. 81.Register INTSENSE3 - ADDR 0x1062Tab. 82.Register INTSENSE4 - ADDR 0x1263Tab. 83.Register INTSENSE4 - ADDR 0x0364Tab. 84.Register DEVICEID - ADDR 0x0064Tab. 85.Register MEMA ADDR 0x1C64Tab. 86.Register MEMA ADDR 0x1C64Tab. 87.Register MEMA ADDR 0x1E65Tab. 89.Register MEMD ADDR 0x1F65Tab. 90.Register MEMD ADDR 0x1F65Tab. 91.Status interrupt register 0 (INTSTAT0)65Tab. 92.INTSTAT0 Field descriptions67Tab. 94.INTMASK0 field descriptions67Tab. 95.Interrupt sense register 1 (INTSENSE0)67Tab. 94.INTMASK1 field descriptions68Tab. 95.Interrupt sense register 1 (INTSENSE1)69Tab. 94.INTMASK1 field descriptions70Tab. 95.		
Tab. 71.Interrupt, mask, and sense bits58Tab. 72.Register INTSTAT0 - ADDR 0x0559Tab. 73.Register INTSENSE0 - ADDR 0x0660Tab. 74.Register INTSENSE0 - ADDR 0x0760Tab. 75.Register INTSTAT1 - ADDR 0x0861Tab. 76.Register INTSENSE1 - ADDR 0x0461Tab. 77.Register INTSENSE1 - ADDR 0x0461Tab. 78.Register INTSENSE1 - ADDR 0x0662Tab. 79.Register INTSENSE3 - ADDR 0x0762Tab. 80.Register INTSENSE3 - ADDR 0x1062Tab. 81.Register INTSENSE3 - ADDR 0x1163Tab. 82.Register INTSENSE4 - ADDR 0x1263Tab. 83.Register INTSENSE4 - ADDR 0x1363Tab. 84.Register DEVICEID - ADDR 0x0064Tab. 85.Register FABID - ADDR 0x0464Tab. 86.Register FABID - ADDR 0x1265Tab. 87.Register MEMA ADDR 0x1265Tab. 88.Register MEMA ADDR 0x1464Tab. 89.Register MEMA ADDR 0x1465Tab. 90.Register MEMA ADDR 0x1565Tab. 91.Status interrupt register 061Tab. 92.INTSTAT0 Field descriptions65Tab. 93.Interrupt sense register 067Tab. 94.INTMASK0 field descriptions67Tab. 95.Interrupt sense register 169Tab. 94.INTSAS169Tab. 95.Interrupt sense register 169Tab. 96.INTSENSE0 field descriptions68 <td>Tab. 69.</td> <td></td>	Tab. 69.	
Tab. 72. Register INTSTAT0 - ADDR 0x05 59 Tab. 73. Register INTMASK0 - ADDR 0x06 60 Tab. 74. Register INTSENSE0 - ADDR 0x07 60 Tab. 75. Register INTSTAT1 - ADDR 0x08 61 Tab. 76. Register INTSENSE1 - ADDR 0x08 61 Tab. 77. Register INTSENSE1 - ADDR 0x06 62 Tab. 78. Register INTSTAT3 - ADDR 0x06 62 Tab. 79. Register INTSENSE3 - ADDR 0x07 62 Tab. 80. Register INTSENSE3 - ADDR 0x07 62 Tab. 81. Register INTSENSE3 - ADDR 0x10 62 Tab. 82. Register INTSENSE4 - ADDR 0x11 63 Tab. 83. Register DEVICEID - ADDR 0x13 63 Tab. 84. Register SILICON REV- ADDR 0x03 64 Tab. 85. Register MEMA ADDR 0x1C 64 Tab. 88. Register MEMA ADDR 0x12 65 Tab. 90. Register MEMA ADDR 0x12 65 Tab. 91. Status interrupt register 0 (INTSTAT0) 65 Tab. 92. INTSTAT0 - Field descriptions 65 Tab. 93. Interrupt sense register 0 (INTSENSE0) 67		
Tab. 73. Register INTMASK0 - ADDR 0x06 60 Tab. 74. Register INTSENSE0 - ADDR 0x07 60 Tab. 75. Register INTSTAT1 - ADDR 0x08 61 Tab. 76. Register INTSENSE1 - ADDR 0x09 61 Tab. 77. Register INTSENSE1 - ADDR 0x04 61 Tab. 78. Register INTSTAT3 - ADDR 0x06 62 Tab. 79. Register INTSENSE3 - ADDR 0x07 62 Tab. 80. Register INTSENSE3 - ADDR 0x10 62 Tab. 81. Register INTSENSE3 - ADDR 0x10 62 Tab. 82. Register INTSENSE4 - ADDR 0x11 63 Tab. 83. Register DEVICEID - ADDR 0x00 64 Tab. 84. Register SILICON REV- ADDR 0x03 64 Tab. 85. Register MEMA ADDR 0x12 65 Tab. 86. Register MEMA ADDR 0x14 64 Tab. 87. Register MEMA ADDR 0x16 65 Tab. 88. Register MEMA ADDR 0x16 65 Tab. 89. Register MEMA ADDR 0x16 65 Tab. 89. Register MEMA ADDR 0x16 65 Tab. 90. Register MEMA ADDR 0x16 65 Tab. 91. Status int	Tab. 71.	
Tab. 74. Register INTSENSE0 - ADDR 0x07 60 Tab. 75. Register INTSTAT1 - ADDR 0x08 61 Tab. 76. Register INTSENSE1 - ADDR 0x09 61 Tab. 77. Register INTSENSE1 - ADDR 0x06 62 Tab. 78. Register INTSENSE3 - ADDR 0x0F 62 Tab. 79. Register INTSENSE3 - ADDR 0x10 62 Tab. 80. Register INTSENSE3 - ADDR 0x11 63 Tab. 81. Register INTSENSE4 - ADDR 0x12 63 Tab. 82. Register INTSENSE4 - ADDR 0x12 63 Tab. 83. Register DEVICEID - ADDR 0x00 64 Tab. 84. Register FABID - ADDR 0x04 64 Tab. 85. Register FABID - ADDR 0x04 64 Tab. 87. Register MEMA ADDR 0x12 65 Tab. 88. Register MEMA ADDR 0x16 65 Tab. 89. Register MEMA ADDR 0x16 65 Tab. 90. Register MEMD ADDR 0x17 65 Tab. 91. Status interrupt register 0 (INTSTAT0) 65 Tab. 92. INTSTAT0 Field descriptions 66 Tab. 93. Interrupt sense register 0 (INTMASK0) 129.	Tab. 72.	
Tab. 75. Register INTSTAT1 - ADDR 0x08 61 Tab. 76. Register INTMASK1 - ADDR 0x09 61 Tab. 77. Register INTSENSE1 - ADDR 0x06 62 Tab. 78. Register INTSTAT3 - ADDR 0x0F 62 Tab. 79. Register INTSENSE3 - ADDR 0x0F 62 Tab. 80. Register INTSENSE3 - ADDR 0x10 62 Tab. 81. Register INTSTAT4 - ADDR 0x11 63 Tab. 82. Register INTSENSE4 - ADDR 0x12 63 Tab. 83. Register DEVICEID - ADDR 0x00 64 Tab. 84. Register SILICON REV- ADDR 0x03 64 Tab. 85. Register SILICON REV- ADDR 0x03 64 Tab. 86. Register MEMA ADDR 0x1C 64 Tab. 87. Register MEMA ADDR 0x12 65 Tab. 88. Register MEMA ADDR 0x12 65 Tab. 89. Register MEMA ADDR 0x14 64 Tab. 89. Register MEMA ADDR 0x14 64 Tab. 89. Register MEMA ADDR 0x15 65 Tab. 90. Register MEMA ADDR 0x15 65 Tab. 91. Status interrupt register 0 (INTSTAT0) 65 Tab. 92. IN	Tab. 73.	Register INTMASK0 - ADDR 0x0660
Tab. 76. Register INTMASK1 - ADDR 0x09 61 Tab. 77. Register INTSENSE1 - ADDR 0x0A 61 Tab. 78. Register INTSENSE1 - ADDR 0x0F 62 Tab. 79. Register INTSENSE3 - ADDR 0x0F 62 Tab. 80. Register INTSENSE3 - ADDR 0x10 62 Tab. 81. Register INTSENSE3 - ADDR 0x11 63 Tab. 82. Register INTSENSE4 - ADDR 0x12 63 Tab. 83. Register DEVICEID - ADDR 0x00 64 Tab. 84. Register SILICON REV- ADDR 0x03 64 Tab. 85. Register SILICON REV- ADDR 0x03 64 Tab. 86. Register MEMA ADDR 0x12 65 Tab. 87. Register MEMA ADDR 0x12 65 Tab. 88. Register MEMA ADDR 0x12 64 Tab. 89. Register MEMA ADDR 0x12 65 Tab. 90. Register MEMA ADDR 0x14 64 Tab. 89. Register MEMA ADDR 0x15 65 Tab. 90. Register MEMA ADDR 0x15 65 Tab. 91. Status interrupt register 0 (INTSTAT0) 65 Tab. 92. INTSTAT0 Field descriptions 66 Tab. 93. In	Tab. 74.	
Tab. 77. Register INTSENSE1 - ADDR 0x0A 61 Tab. 78. Register INTSTAT3 - ADDR 0x0E 62 Tab. 79. Register INTSAT3 - ADDR 0x0F 62 Tab. 80. Register INTSENSE3 - ADDR 0x10 62 Tab. 81. Register INTSENSE3 - ADDR 0x10 62 Tab. 82. Register INTSAT4 - ADDR 0x11 63 Tab. 83. Register INTSENSE4 - ADDR 0x12 63 Tab. 83. Register DEVICEID - ADDR 0x00 64 Tab. 84. Register DEVICEID - ADDR 0x03 64 Tab. 85. Register FABID - ADDR 0x04 64 Tab. 86. Register FABID - ADDR 0x12 63 Tab. 87. Register MEMA ADDR 0x14 64 Tab. 88. Register MEMA ADDR 0x14 64 Tab. 89. Register MEMA ADDR 0x14 65 Tab. 90. Register MEMD ADDR 0x17 65 Tab. 91. Status interrupt register 0 (INTSTAT0) 65 Tab. 92. INTSTAT0 Field descriptions 66 Tab. 93. Interrupt sense register 0 (INTSENSE0) 67 Tab. 94. INTMASK0 field descriptions 68 Tab. 95.	Tab. 75.	Register INTSTAT1 - ADDR 0x0861
Tab. 78. Register INTSTAT3 - ADDR 0x0E 62 Tab. 79. Register INTMASK3 - ADDR 0x0F 62 Tab. 80. Register INTSENSE3 - ADDR 0x10 62 Tab. 81. Register INTSTAT4 - ADDR 0x11 63 Tab. 82. Register INTSENSE4 - ADDR 0x12 63 Tab. 83. Register DEVICEID - ADDR 0x00 64 Tab. 85. Register SILICON REV- ADDR 0x03 64 Tab. 86. Register FABID - ADDR 0x04 64 Tab. 87. Register MEMA ADDR 0x12 63 Tab. 87. Register MEMA ADDR 0x04 64 Tab. 88. Register MEMA ADDR 0x14 64 Tab. 87. Register MEMA ADDR 0x16 65 Tab. 89. Register MEMD ADDR 0x17 65 Tab. 90. Register MEMD ADDR 0x17 65 Tab. 91. Status interrupt register 0 (INTSTAT0) 65 Tab. 92. INTSTAT0 Field descriptions 66 Tab. 93. Interrupt status mask register 0 (INTSENSE0) 67 Tab. 94. INTMASK0 field descriptions 67 Tab. 95. Interrupt sense register 1 (INTSENSE0) 67 Tab. 98	Tab. 76.	Register INTMASK1 - ADDR 0x0961
Tab. 79. Register INTMASK3 - ADDR 0x0F	Tab. 77.	Register INTSENSE1 - ADDR 0x0A 61
Tab. 80.Register INTSENSE3 - ADDR 0x1062Tab. 81.Register INTSTAT4 - ADDR 0x1163Tab. 82.Register INTSENSE4 - ADDR 0x1263Tab. 83.Register INTSENSE4 - ADDR 0x0064Tab. 84.Register DEVICEID - ADDR 0x0064Tab. 85.Register SILICON REV- ADDR 0x0364Tab. 86.Register FABID - ADDR 0x0464Tab. 87.Register MEMA ADDR 0x1C64Tab. 88.Register MEMA ADDR 0x1C64Tab. 89.Register MEMD ADDR 0x1D65Tab. 90.Register MEMD ADDR 0x1E65Tab. 91.Status interrupt register 0 (INTSTAT0)65Tab. 92.INTSTAT0 Field descriptions66Tab. 93.Interrupt status mask register 067Tab. 94.INTMASK0 field descriptions67Tab. 95.Interrupt register 0 (INTSENSE0)67Tab. 96.INTSENSE0 field descriptions68Tab. 97.Status interrupt register 1 (INTSTAT1)68Tab. 98.INTSTAT1 field descriptions69Tab. 100.INTMASK1 field descriptions70Tab. 101.Interrupt sense register 1 (INTSENSE1)69Tab. 102.INTSENSE1 field descriptions71Tab. 103.Status interrupt register 3 (INTSTAT3)70Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 371Tab. 106.INTMASK371Tab. 106.INTMASK3 field descriptions71	Tab. 78.	Register INTSTAT3 - ADDR 0x0E62
Tab. 80.Register INTSENSE3 - ADDR 0x1062Tab. 81.Register INTSTAT4 - ADDR 0x1163Tab. 82.Register INTSENSE4 - ADDR 0x1263Tab. 83.Register INTSENSE4 - ADDR 0x0064Tab. 84.Register DEVICEID - ADDR 0x0064Tab. 85.Register SILICON REV- ADDR 0x0364Tab. 86.Register FABID - ADDR 0x0464Tab. 87.Register MEMA ADDR 0x1C64Tab. 88.Register MEMA ADDR 0x1C64Tab. 89.Register MEMD ADDR 0x1D65Tab. 90.Register MEMD ADDR 0x1E65Tab. 91.Status interrupt register 0 (INTSTAT0)65Tab. 92.INTSTAT0 Field descriptions66Tab. 93.Interrupt status mask register 067Tab. 94.INTMASK0 field descriptions67Tab. 95.Interrupt register 0 (INTSENSE0)67Tab. 96.INTSENSE0 field descriptions68Tab. 97.Status interrupt register 1 (INTSTAT1)68Tab. 98.INTSTAT1 field descriptions69Tab. 100.INTMASK1 field descriptions70Tab. 101.Interrupt sense register 1 (INTSENSE1)69Tab. 102.INTSENSE1 field descriptions71Tab. 103.Status interrupt register 3 (INTSTAT3)70Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 371Tab. 106.INTMASK371Tab. 106.INTMASK3 field descriptions71	Tab. 79.	
Tab. 81. Register INTSTAT4 - ADDR 0x11 63 Tab. 82. Register INTMASK4 - ADDR 0x12 63 Tab. 83. Register INTSENSE4 - ADDR 0x13 63 Tab. 84. Register DEVICEID - ADDR 0x00 64 Tab. 85. Register SILICON REV- ADDR 0x03 64 Tab. 86. Register FABID - ADDR 0x04 64 Tab. 87. Register MEMA ADDR 0x1C 64 Tab. 88. Register MEMA ADDR 0x1C 64 Tab. 89. Register MEMA ADDR 0x1C 64 Tab. 89. Register MEMA ADDR 0x1C 64 Tab. 89. Register MEMA ADDR 0x1F 65 Tab. 90. Register MEMD ADDR 0x1F 65 Tab. 91. Status interrupt register 0 (INTSTAT0) 65 Tab. 92. INTSTAT0 Field descriptions 66 Tab. 93. Interrupt status mask register 0 (INTMASK0) 66 Tab. 94. INTMASK0 field descriptions 67 Tab. 95. Interrupt sense register 1 (INTSTAT1) 68 Tab. 96. INTSTAT1 field descriptions 68 Tab. 97. Status interrupt register 1 (INTSENSE1) 69 Ta	Tab. 80.	
Tab. 82. Register INTMASK4 - ADDR 0x12	Tab. 81.	
Tab. 83. Register INTSENSE4 - ADDR 0x13	Tab. 82.	
Tab. 84. Register DEVICEID - ADDR 0x00	Tab. 83.	
Tab. 85. Register SILICON REV- ADDR 0x03 64 Tab. 86. Register FABID - ADDR 0x04 64 Tab. 87. Register MEMA ADDR 0x1C 64 Tab. 88. Register MEMB ADDR 0x1D 65 Tab. 89. Register MEMC ADDR 0x1E 65 Tab. 90. Register MEMD ADDR 0x1F 65 Tab. 91. Status interrupt register 0 (INTSTAT0) 65 Tab. 92. INTSTAT0 Field descriptions 65 Tab. 93. Interrupt status mask register 0 66 Tab. 94. INTMASK0 field descriptions 66 Tab. 95. Interrupt sense register 0 (INTSENSE0) 67 Tab. 96. INTSENSE0 field descriptions 67 Tab. 97. Status interrupt register 1 (INTSTAT1) 68 Tab. 98. INTSTAT1 field descriptions 68 Tab. 99. Interrupt status mask register 1 69 Tab. 100. INTMASK1 field descriptions 69 Tab. 101. Interrupt sense register 3 (INTSENSE1) 69 Tab. 102. INTSENSE1 field descriptions 70 Tab. 103. Status interrupt register 3 (INTSTAT3) 70	Tab. 84.	
Tab. 86.Register FABID - ADDR 0x0464Tab. 87.Register MEMA ADDR 0x1C64Tab. 88.Register MEMB ADDR 0x1D65Tab. 89.Register MEMC ADDR 0x1E65Tab. 90.Register MEMD ADDR 0x1F65Tab. 91.Status interrupt register 0 (INTSTAT0)65Tab. 92.INTSTAT0 Field descriptions65Tab. 93.Interrupt status mask register 066Tab. 94.INTMASK0)66Tab. 95.Interrupt sense register 0 (INTSENSE0)67Tab. 96.INTSENSE0 field descriptions67Tab. 97.Status interrupt register 1 (INTSTAT1)68Tab. 98.INTSTAT1 field descriptions68Tab. 99.Interrupt status mask register 169Tab. 100.INTMASK169Tab. 101.Interrupt sense register 1 (INTSENSE1)69Tab. 102.INTSENSE1 field descriptions70Tab. 103.Status interrupt register 3 (INTSTAT3)70Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 371Tab. 106.INTMASK3 field descriptions71	Tab. 85.	
Tab. 87.Register MEMA ADDR 0x1C64Tab. 88.Register MEMB ADDR 0x1D65Tab. 89.Register MEMC ADDR 0x1E65Tab. 90.Register MEMD ADDR 0x1F65Tab. 91.Status interrupt register 0 (INTSTAT0)65Tab. 92.INTSTAT0 Field descriptions65Tab. 93.Interrupt status mask register 066Tab. 94.INTMASK0)66Tab. 95.Interrupt sense register 0 (INTSENSE0)67Tab. 96.INTSENSE0 field descriptions67Tab. 97.Status interrupt register 1 (INTSTAT1)68Tab. 98.INTSTAT1 field descriptions68Tab. 99.Interrupt status mask register 169Tab. 100.INTMASK169Tab. 101.Interrupt sense register 1 (INTSENSE1)69Tab. 102.INTSENSE1 field descriptions70Tab. 103.Status interrupt register 3 (INTSTAT3)70Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 371Tab. 106.INTMASK3 field descriptions71		
Tab. 88.Register MEMB ADDR 0x1D65Tab. 89.Register MEMC ADDR 0x1E65Tab. 90.Register MEMD ADDR 0x1F65Tab. 91.Status interrupt register 0 (INTSTAT0)65Tab. 92.INTSTAT0 Field descriptions65Tab. 93.Interrupt status mask register 066Tab. 94.INTMASK0)66Tab. 95.Interrupt sense register 0 (INTSENSE0)67Tab. 96.INTSENSE0 field descriptions67Tab. 97.Status interrupt register 1 (INTSTAT1)68Tab. 98.INTSTAT1 field descriptions68Tab. 99.Interrupt status mask register 169Tab. 100.INTMASK1 field descriptions69Tab. 101.Interrupt sense register 1 (INTSENSE1)69Tab. 102.INTSENSE1 field descriptions70Tab. 103.Status interrupt register 3 (INTSTAT3)70Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 371Tab. 106.INTMASK3 field descriptions71		
Tab. 89.Register MEMC ADDR 0x1E65Tab. 90.Register MEMD ADDR 0x1F65Tab. 91.Status interrupt register 0 (INTSTAT0)65Tab. 92.INTSTAT0 Field descriptions65Tab. 93.Interrupt status mask register 066Tab. 94.INTMASK0)66Tab. 95.Interrupt sense register 0 (INTSENSE0)67Tab. 96.INTSENSE0 field descriptions67Tab. 97.Status interrupt register 1 (INTSTAT1)68Tab. 98.INTSTAT1 field descriptions68Tab. 99.Interrupt status mask register 169Tab. 100.INTMASK169Tab. 101.Interrupt sense register 1 (INTSENSE1)69Tab. 102.INTSENSE1 field descriptions70Tab. 103.Status interrupt register 3 (INTSTAT3)70Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 371Tab. 106.INTMASK3 field descriptions71		
Tab. 90.Register MEMD ADDR 0x1F		
Tab. 91.Status interrupt register 0 (INTSTAT0)65Tab. 92.INTSTAT0 Field descriptions65Tab. 93.Interrupt status mask register 066Tab. 94.INTMASK0)66Tab. 95.Interrupt sense register 0 (INTSENSE0)67Tab. 96.INTSENSE0 field descriptions67Tab. 97.Status interrupt register 1 (INTSTAT1)68Tab. 98.INTSTAT1 field descriptions68Tab. 99.Interrupt status mask register 169Tab. 100.INTMASK1)69Tab. 101.Interrupt sense register 1 (INTSENSE1)69Tab. 102.INTSENSE1 field descriptions70Tab. 103.Status interrupt register 3 (INTSTAT3)70Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 371Tab. 106.INTMASK3 field descriptions71		
Tab. 92.INTSTAT0 Field descriptions65Tab. 93.Interrupt status mask register 0 (INTMASK0)66Tab. 94.INTMASK0 field descriptions66Tab. 95.Interrupt sense register 0 (INTSENSE0)67Tab. 96.INTSENSE0 field descriptions67Tab. 97.Status interrupt register 1 (INTSTAT1)68Tab. 98.INTSTAT1 field descriptions68Tab. 99.Interrupt status mask register 1 (INTMASK1)69Tab. 100.INTMASK1 field descriptions69Tab. 101.Interrupt sense register 1 (INTSENSE1)69Tab. 102.INTSENSE1 field descriptions70Tab. 103.Status interrupt register 3 (INTSTAT3)70Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 3 (INTMASK3)71Tab. 106.INTMASK3 field descriptions71		
Tab. 93.Interrupt status mask register 0 (INTMASK0)66Tab. 94.INTMASK0 field descriptions66Tab. 95.Interrupt sense register 0 (INTSENSE0)67Tab. 96.INTSENSE0 field descriptions67Tab. 97.Status interrupt register 1 (INTSTAT1)68Tab. 98.INTSTAT1 field descriptions68Tab. 99.Interrupt status mask register 1 (INTMASK1)69Tab. 100.INTMASK1 field descriptions69Tab. 101.Interrupt sense register 1 (INTSENSE1)69Tab. 102.INTSENSE1 field descriptions70Tab. 103.Status interrupt register 3 (INTSTAT3)70Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 3 (INTMASK3)71Tab. 106.INTMASK3 field descriptions71		
(INTMASK0)66Tab. 94.INTMASK0 field descriptions66Tab. 95.Interrupt sense register 0 (INTSENSE0)67Tab. 96.INTSENSE0 field descriptions67Tab. 97.Status interrupt register 1 (INTSTAT1)68Tab. 98.INTSTAT1 field descriptions68Tab. 99.Interrupt status mask register 169Tab. 100.INTMASK1)69Tab. 101.Interrupt sense register 1 (INTSENSE1)69Tab. 102.INTSENSE1 field descriptions70Tab. 103.Status interrupt register 3 (INTSTAT3)70Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 371Tab. 106.INTMASK3 field descriptions71		
Tab. 94.INTMASK0 field descriptions66Tab. 95.Interrupt sense register 0 (INTSENSE0)67Tab. 96.INTSENSE0 field descriptions67Tab. 97.Status interrupt register 1 (INTSTAT1)68Tab. 98.INTSTAT1 field descriptions68Tab. 99.Interrupt status mask register 169Tab. 100.INTMASK1)69Tab. 101.Interrupt sense register 1 (INTSENSE1)69Tab. 102.INTSENSE1 field descriptions70Tab. 103.Status interrupt register 3 (INTSTAT3)70Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 371Tab. 106.INTMASK3 field descriptions71	145. 00.	
Tab. 95.Interrupt sense register 0 (INTSENSE0)67Tab. 96.INTSENSE0 field descriptions67Tab. 97.Status interrupt register 1 (INTSTAT1)68Tab. 98.INTSTAT1 field descriptions68Tab. 99.Interrupt status mask register 1 (INTMASK1)69Tab. 100.INTMASK1 field descriptions69Tab. 101.Interrupt sense register 1 (INTSENSE1)69Tab. 102.INTSENSE1 field descriptions70Tab. 103.Status interrupt register 3 (INTSTAT3)70Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 3 (INTMASK3)71Tab. 106.INTMASK3 field descriptions71	Tab 94	INTMASK0 field descriptions 66
Tab. 96.INTSENSE0 field descriptions67Tab. 97.Status interrupt register 1 (INTSTAT1)68Tab. 98.INTSTAT1 field descriptions68Tab. 99.Interrupt status mask register 1 (INTMASK1)69Tab. 100.INTMASK1 field descriptions69Tab. 101.Interrupt sense register 1 (INTSENSE1)69Tab. 102.INTSENSE1 field descriptions70Tab. 103.Status interrupt register 3 (INTSTAT3)70Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 3 (INTMASK3)71Tab. 106.INTMASK3 field descriptions71		
Tab. 97.Status interrupt register 1 (INTSTAT1)68Tab. 98.INTSTAT1 field descriptions68Tab. 99.Interrupt status mask register 169Tab. 100.INTMASK1)69Tab. 101.Interrupt sense register 1 (INTSENSE1)69Tab. 102.INTSENSE1 field descriptions70Tab. 103.Status interrupt register 3 (INTSTAT3)70Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 371Tab. 106.INTMASK3 field descriptions71		
Tab. 98.INTSTAT1 field descriptions68Tab. 99.Interrupt status mask register 1 (INTMASK1)69Tab. 100.INTMASK1 field descriptions69Tab. 101.Interrupt sense register 1 (INTSENSE1)69Tab. 102.INTSENSE1 field descriptions70Tab. 103.Status interrupt register 3 (INTSTAT3)70Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 3 (INTMASK3)71Tab. 106.INTMASK3 field descriptions71		
Tab. 99.Interrupt status mask register 1 (INTMASK1)69Tab. 100.INTMASK1 field descriptions69Tab. 101.Interrupt sense register 1 (INTSENSE1)69Tab. 102.INTSENSE1 field descriptions70Tab. 103.Status interrupt register 3 (INTSTAT3)70Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 3 (INTMASK3)71Tab. 106.INTMASK3 field descriptions71		
(INTMASK1)69Tab. 100.INTMASK1 field descriptions69Tab. 101.Interrupt sense register 1 (INTSENSE1)69Tab. 102.INTSENSE1 field descriptions70Tab. 103.Status interrupt register 3 (INTSTAT3)70Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 371Tab. 106.INTMASK3 field descriptions71		
Tab. 100.INTMASK1 field descriptions	Tab. 55.	
Tab. 101.Interrupt sense register 1 (INTSENSE1)	Tab 100	
Tab. 102.INTSENSE1 field descriptions70Tab. 103.Status interrupt register 3 (INTSTAT3)70Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 371Tab. 106.INTMASK3)71		
Tab. 103.Status interrupt register 3 (INTSTAT3)		
Tab. 104.INTSTAT3 field descriptions71Tab. 105.Interrupt status mask register 3 (INTMASK3)71Tab. 106.INTMASK3 field descriptions71		
Tab. 105. Interrupt status mask register 3 (INTMASK3)		
(INTMASK3)		
Tab. 106. INTMASK3 field descriptions71	iau. 103.	
·	Tab 106	
ent is subject to legal disclaimers. © NXP B.V. 2020. All rights reserved.	1au. 100.	
	ent is subject to lega	al disclaimers. © NXP B.V. 2020. All rights reserved.

Tab. 107.	Interrupt sense register 3 (INTSENSE3)72
Tab. 108.	INTSENSE3 field descriptions72
Tab. 109.	Status interrupt register 4 (INTSTAT4)72
Tab. 110.	INTSTAT4 field descriptions73
Tab. 111.	Interrupt status mask register 4 (INTMASK4)73
Tab. 112.	INTMASK4 field descriptions
Tab. 112. Tab. 113.	10110043R4 field descriptions
Tab. 113. Tab. 114.	INTSENSE4 field descriptions74
Tab. 114. Tab. 115.	Coin cell control register (COINCTL)
Tab. 115. Tab. 116.	COINCTL field descriptions
Tab. 110. Tab. 117.	Power control register (PWRCTL)
Tab. 117.	PWRCTL field descriptions
Tab. 110. Tab. 119.	Embedded memory register A (MEMA)
Tab. 119. Tab. 120.	MEMA field descriptions
Tab. 120. Tab. 121.	Embedded memory register B (MEMB)
Tab. 121. Tab. 122.	MEMB field descriptions
Tab. 122. Tab. 123.	Embedded memory register C (MEMC)
Tab. 123.	MEMC field descriptions
Tab. 124.	Embedded memory register D (MEMD)
Tab. 126.	MEMD field descriptions
Tab. 120.	SW1 voltage control register (SW1VOLT) 78
Tab. 127.	SW1VOLT field descriptions
Tab. 120.	SW1 standby voltage control register
100.120.	(SW1STBY)
Tab. 130.	SW1STBY field descriptions
Tab. 131.	SW1 Sleep mode voltage control register
	(SW10FF)
Tab. 132.	SW10FF field descriptions
Tab. 133.	SW1 Switching mode selector register
	(SW1MODE)
Tab. 134.	SW1MODE field descriptions80
Tab. 135.	SW1 configuration register (SW1CONF)80
Tab. 136.	SW1CONF field descriptions80
Tab. 137.	SW1 configuration register (SW1CONF)80
Tab. 138.	SW1CONF field descriptions81
Tab. 139.	SW2 voltage control register (SW2VOLT) 81
Tab. 140.	SW2VOLT field descriptions81
Tab. 141.	SW2 standby voltage control register
	(SW2STBY)82
Tab. 142.	SW2STBY field descriptions 82
Tab. 143.	SW2 Sleep mode voltage control register
- • • • •	(SW2OFF)
Tab. 144.	SW2OFF field descriptions
Tab. 145.	SW2 Switching mode selector register
	(SW2MODE)83

Tab. 146.	SW2MODE field descriptions	83
Tab. 147.	SW2 configuration register (SW2CONF)	83
Tab. 148.	SW2CONF field descriptions	
Tab. 149.	SW3 voltage control register (SW3VOLT) .	
Tab. 150.	SW3VOLT field descriptions	84
Tab. 151.	SW3 standby voltage control register	
	(SW3STBY)	84
Tab. 152.	SW3STBY field descriptions	
Tab. 153.	SW3 Sleep mode voltage control register	
	(SW3OFF)	85
Tab. 154.	SW3OFF field descriptions	85
Tab. 155.	SW3 Switching mode selector register	
100. 100.	(SW3MODE)	85
Tab. 156.	SW3MODE field descriptions	
Tab. 157.	SW3 configuration register (SW3CONF)	
Tab. 157.	SW3CONF field descriptions	
Tab. 158. Tab. 159.	SWBST configuration register	
Tab. 159.	(SWBSTCTL)	96
Tab 160		
Tab. 160.	SWBSTCTL Field Descriptions	
Tab. 161.	REFOUT control register (REFOUTCTL)	87
Tab. 162.	REFOUT field descriptions	
Tab. 163.	VSNVS control register (VSNVSCTL)	88
Tab. 164.	VSNVSCTL field descriptions	88
Tab. 165.	LDO1 control register (LDO1CTL)	
Tab. 166.	LDO1CTL field descriptions	
Tab. 167.	LDO2 control register (LDO2CTL)	
Tab. 168.	LDO2CTL field descriptions	
Tab. 169.	VSD control register (VSDCTL)	
Tab. 170.	VSDCTL field descriptions	
Tab. 171.	V33 control register (V33CTL)	91
Tab. 172.	V33CTL field descriptions	91
Tab. 173.	LDO3 control register (LDO3CTL)	92
Tab. 174.	LDO3CTL field descriptions	92
Tab. 175.	LDO4 control register (LDO4CTL)	
Tab. 176.	LDO4CTL field descriptions	
Tab. 177.	Page Selection Register	
Tab. 178.	Page register field descriptions	
Tab. 179.	Functional page	
Tab. 180.	Extended page 1	
Tab. 181.	Extended page 2	
Tab. 101.	Bill of material for -40 °C to 85 °C	101
140. 102.	applications	104
Tab. 183.	Bill of material for -40 °C to 105 °C	104
iau. 165.	applications	106
Tab. 404	applications	
Tab. 184.	Package drawing information	
Tab. 185.		111

Figures

Fig. 1.	VR5100 simplified application diagram	2 Fig. 1
Fig. 2.	VR5100 simplified internal block diagram	4 Fig. 1
Fig. 3.	Pinout diagram	5 Fig. 1
Fig. 4.	Functional block diagram2	5 Fig. 1
Fig. 5.	Start-up timing diagram	1 Fig. 1
Fig. 6.	REFOUT block diagram3	2 Fig. 1
Fig. 7.	Generic SWx block diagram3	3
Fig. 8.	Voltage stepping with DVS	6 Fig. 1
Fig. 9.	SW1 diagram 3	7 Fig. 1

ig. 10.	Boost regulator architecture	40
ig. 11.	General LDO block diagram	42
ig. 12.	State diagram	48
ig. 13.	Typical startup waveforms	52
ig. 14.	Load transient response – LDO2	52
ig. 15.	Load transient response – LDO1, LDO3	
	and VSD	53
ig. 16.	Load transient response – LDO4 and V33	53
ig. 17.	Load transient response – Buck regulators	53

VR5100

© NXP B.V. 2020. All rights reserved.

Fig. 18.	Quiescent current Buck regulators in APS	
	mode 53	3
Fig. 19.	Load transient response – SWBST	4
Fig. 20.	Quiescent current – Buck regulators in	
	PFM mode54	4
Fig. 21.	Switching frequency vs temperature 54	4
Fig. 22.	Quiescent current – LDOs 54	4
Fig. 23.	Load regulation – Buck regulators 54	4
Fig. 24.	SW1 efficiency – PFM mode, 0.8 V 54	4
Fig. 25.	Load regulation – LDOs55	5
Fig. 26.	SW2 efficiency – APS and PWM modes5	5
Fig. 27.	SW1 efficiency – APS mode55	5
Fig. 28.	SW2 efficiency – PFM mode5	5

Fig. 29.	SW3 efficiency – APS and PWM modes	55
Fig. 30.	Dropout voltage – LDO1, LDO3: VSD - VOUT = 1.8 V	55
Fig. 31.	SW3 efficiency – PFM mode	
Fig. 32.	Dropout voltage – LDO4: V33 - VOUT = 3.3	
	V	56
Fig. 33.	Dropout voltage – LDO1, LDO3: VSD -	
	VOUT = 3.3 V	56
Fig. 34.	Dropout voltage: LDO4 - VOUT = 1.8 V	56
Fig. 35.	Data transfer on the I2C bus	57
Fig. 36.	Read operation	57
Fig. 37.	Typical application schematic	104

Contents

1	General Description1
1.1	Features1
2	VR5100 Simplified Application Block
	Diagram2
3	Orderable parts
4	Internal block diagram4
5	Pin Connections
5.1	Pinout diagram5
5.2	Pin definitions5
6	General product characteristics8
6.1	Absolute maximum ratings
6.2	Thermal characteristics8
6.3	Current consumption
6.4	Electrical characteristics
7	General description
7.1	Features
7.2	Functional block diagram25
8	Functional Description and Application
0	Information
8.1	Introduction
8.2	
-	Power generation
8.3	Functional description26
8.3.1	Control logic and interface signals
8.3.1.1	EN
8.3.1.2	STBY
8.3.1.3	SD_VSEL
8.3.2	One-time-programmable memory27
8.3.2.1	Register naming convention27
8.3.2.2	Regulator startup sequence programming28
8.3.2.3	EN pin configuration29
8.3.2.4	I2C address configuration29
8.3.2.5	Buck regulator soft start ramp rate
8.3.3	Start-up
8.3.3.1	Start-up timing diagram31
8.3.4	16 MHz and 32 MHz clocks 31
8.3.5	Internal core voltages32
8.3.6	REFOUT voltage reference
8.3.6.1	REFOUT external components
8.3.7	Buck regulators
8.3.7.1	Switching modes
8.3.7.2	Dynamic voltage scaling35
8.3.7.3	Regulator phase clock
8.3.7.4	SW1
8.3.7.5	SW1 setup and control registers
8.3.7.6	SW2 setup and control registers
8.3.7.7	SW3 setup and control registers
8.3.8	Boost regulator
8.3.8.1	SWBST setup and control
8.3.8.2	SWBST external components41
8.3.9	LDO regulators description41
8.3.9.1	External components
8.3.9.2	Current limit protection
8.3.9.3	LDO voltage control
5.5.0.0	

8.3.10 VSNVS LDO/Switch 45 8.3.10.1 VSNVS control 45 8.3.10.2 VSNVS external components 46 8.3.10.3 Coin cell battery backup 46 8.3.10.4 Coin cell charger control 46 8.3.10.5 External components 47 8.4 Power dissipation 47 8.5 Modes of operation 48 8.5.1 State diagram 48 8.5.1.2 OFF mode 49 8.5.1.3 EN pin 49 8.5.1.4 Thermal protection 49 8.5.1.5 Standby mode 49 8.5.1.6 Sleep/LPSR mode 50 8.5.1.7 Coin cell mode 50 8.5.3 Performance characteristic curves 52 8.6 Control interface I2C block description 56 8.6.1 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt bit summary 58 8.6.5 Specific registers 64 8.6.5.1 IC and version identification </th <th></th> <th></th>		
8.3.10.2 VSNVS external components 46 8.3.10.3 Coin cell battery backup 46 8.3.10.4 Coin cell charger control 46 8.3.10.5 External components 47 8.4 Power dissipation 47 8.5 Modes of operation 48 8.5.1 State diagram 48 8.5.1.2 OFF mode 49 8.5.1.3 EN pin 49 8.5.1.4 Thermal protection 49 8.5.1.5 Standby mode 49 8.5.1.6 Sleep/LPSR mode 50 8.5.1.7 Coin cell mode 50 8.5.2 State machine flow summary 51 8.5.3 Performance characteristic curves 52 8.6 Control interface I2C block description 56 8.6.1 I2C device ID 56 8.6.2 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt bit summary 58 8.6.5.1 IC and version identification 64 8.6.5.2 Embedded Mem	8.3.10	VSNVS LDO/Switch45
8.3.10.3 Coin cell battery backup 46 8.3.10.4 Coin cell charger control 46 8.3.10.5 External components 47 8.4 Power dissipation 47 8.5 Modes of operation 48 8.5.1 State diagram 48 8.5.1 State diagram 48 8.5.1.2 OFF mode 49 8.5.1.3 EN pin 49 8.5.1.4 Thermal protection 49 8.5.1.5 Standby mode 49 8.5.1.6 Sleep/LPSR mode 50 8.5.1.7 Coin cell mode 50 8.5.1.8 Performance characteristic curves 52 8.6 Control interface I2C block description 56 8.6.1 I2C device ID 56 8.6.2 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt bit summary 58 8.6.5 Specific registers 64 8.6.5.1 IC and version identification 64 8.6.5.3 Register map 94 <td>8.3.10.1</td> <td>1 VSNVS control45</td>	8.3.10.1	1 VSNVS control45
8.3.10.4 Coin cell charger control 46 8.3.10.5 External components 47 8.4 Power dissipation 47 8.5 Modes of operation 48 8.5.1 State diagram 48 8.5.1 State diagram 48 8.5.1 OFF mode 49 8.5.1.2 OFF mode 49 8.5.1.3 EN pin 49 8.5.1.4 Thermal protection 49 8.5.1.5 Standby mode 49 8.5.1.6 Sleep/LPSR mode 50 8.5.1.7 Coin cell mode 50 8.5.1.8 State machine flow summary 51 8.5.3 Performance characteristic curves 52 8.6 Control interface I2C block description 56 8.6.1 I2C device ID 56 8.6.2 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt bit summary 58 8.6.5 Specific registers 64 8.6.5.1 IC and version identification 64	8.3.10.2	2 VSNVS external components
8.3.10.5 External components 47 8.4 Power dissipation 47 8.5 Modes of operation 48 8.5.1 State diagram 48 8.5.1 State diagram 48 8.5.1 ON mode 49 8.5.1.2 OFF mode 49 8.5.1.3 EN pin 49 8.5.1.4 Thermal protection 49 8.5.1.5 Standby mode 49 8.5.1.6 Sleep/LPSR mode 50 8.5.1.7 Coin cell mode 50 8.5.2 State machine flow summary 51 8.5.3 Performance characteristic curves 52 8.6 Control interface I2C block description 56 8.6.1 I2C device ID 56 8.6.2 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt handling 57 8.6.5 Specific registers 64 8.6.5.2 Embedded Memory 64 8.6.5.3 Register map 94 9	8.3.10.3	3 Coin cell battery backup46
8.4 Power dissipation 47 8.5 Modes of operation 48 8.5.1 State diagram 48 8.5.1.1 ON mode 48 8.5.1.2 OFF mode 49 8.5.1.3 EN pin 49 8.5.1.4 Thermal protection 49 8.5.1.5 Standby mode 49 8.5.1.6 Sleep/LPSR mode 50 8.5.1.7 Coin cell mode 50 8.5.2 State machine flow summary 51 8.5.3 Performance characteristic curves 52 8.6 Control interface I2C block description 56 8.6.1 I2C device ID 56 8.6.2 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt bit summary 58 8.6.5 Specific registers 64 8.6.5.1 IC and version identification 64 8.6.5.2 Embedded Memory 64 8.6.5.3 Register map 94 9 Typical Applications 104	8.3.10.4	4 Coin cell charger control46
8.5 Modes of operation 48 8.5.1 State diagram 48 8.5.1.1 ON mode 48 8.5.1.2 OFF mode 49 8.5.1.3 EN pin 49 8.5.1.4 Thermal protection 49 8.5.1.5 Standby mode 49 8.5.1.6 Sleep/LPSR mode 50 8.5.1.7 Coin cell mode 50 8.5.2 State machine flow summary 51 8.5.3 Performance characteristic curves 52 8.6 Control interface I2C block description 56 8.6.1 I2C device ID 56 8.6.2 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt bit summary 58 8.6.5 Specific registers 64 8.6.5.1 IC and version identification 64 8.6.5.2 Embedded Memory 64 8.6.5.3 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 <tr< td=""><td>8.3.10.5</td><td>5 External components</td></tr<>	8.3.10.5	5 External components
8.5.1 State diagram 48 8.5.1.1 ON mode 48 8.5.1.2 OFF mode 49 8.5.1.3 EN pin 49 8.5.1.4 Thermal protection 49 8.5.1.5 Standby mode 49 8.5.1.6 Sleep/LPSR mode 50 8.5.1.7 Coin cell mode 50 8.5.2 State machine flow summary 51 8.5.3 Performance characteristic curves 52 8.6 Control interface I2C block description 56 8.6.1 I2C device ID 56 8.6.2 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt bit summary 58 8.6.5 Specific registers 64 8.6.5.1 IC and version identification 64 8.6.5.2 Embedded Memory 64 8.6.5.3 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 9 Typical Application summary 107	8.4	
8.5.1.1 ON mode 48 8.5.1.2 OFF mode 49 8.5.1.3 EN pin 49 8.5.1.4 Thermal protection 49 8.5.1.5 Standby mode 49 8.5.1.6 Sleep/LPSR mode 50 8.5.1.7 Coin cell mode 50 8.5.2 State machine flow summary 51 8.5.3 Performance characteristic curves 52 8.6 Control interface I2C block description 56 8.6.1 I2C device ID 56 8.6.2 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt bit summary 58 8.6.5 Specific registers 64 8.6.5.1 IC and version identification 64 8.6.5.2 Embedded Memory 64 8.6.5.3 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 9.1 Application diagram 104 10 Bill of materials 107	8.5	Modes of operation48
8.5.1.2 OFF mode 49 8.5.1.3 EN pin 49 8.5.1.4 Thermal protection 49 8.5.1.5 Standby mode 49 8.5.1.6 Sleep/LPSR mode 50 8.5.1.7 Coin cell mode 50 8.5.2 State machine flow summary 51 8.5.3 Performance characteristic curves 52 8.6 Control interface I2C block description 56 8.6.1 I2C device ID 56 8.6.2 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt bit summary 58 8.6.5 Specific registers 64 8.6.5.1 IC and version identification 64 8.6.5.2 Embedded Memory 64 8.6.5.3 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 10 Bill of materials 104 11 Thermal information 107 11.2 Estimation of junction temperature <t< td=""><td>8.5.1</td><td></td></t<>	8.5.1	
8.5.1.3 EN pin 49 8.5.1.4 Thermal protection 49 8.5.1.5 Standby mode 49 8.5.1.6 Sleep/LPSR mode 50 8.5.1.7 Coin cell mode 50 8.5.2 State machine flow summary 51 8.5.3 Performance characteristic curves 52 8.6 Control interface I2C block description 56 8.6.1 I2C device ID 56 8.6.2 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt bit summary 58 8.6.5 Specific registers 64 8.6.5.1 IC and version identification 64 8.6.5.2 Embedded Memory 64 8.6.5.3 Register descriptions 65 8.6.6 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 10 Bill of materials 104 11 Thermal information 107 11.1 Rating data 107	8.5.1.1	ON mode
8.5.1.4 Thermal protection 49 8.5.1.5 Standby mode 49 8.5.1.6 Sleep/LPSR mode 50 8.5.1.7 Coin cell mode 50 8.5.2 State machine flow summary 51 8.5.3 Performance characteristic curves 52 8.6 Control interface I2C block description 56 8.6.1 I2C device ID 56 8.6.2 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt bit summary 58 8.6.5 Specific registers 64 8.6.5.1 IC and version identification 64 8.6.5.2 Embedded Memory 64 8.6.5.3 Register descriptions 65 8.6.6 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 10 Bill of materials 104 11 Thermal information 107 11.1 Rating data 107 11.2 Estimation of junction temperature	8.5.1.2	OFF mode 49
8.5.1.5 Standby mode 49 8.5.1.6 Sleep/LPSR mode 50 8.5.1.7 Coin cell mode 50 8.5.2 State machine flow summary 51 8.5.3 Performance characteristic curves 52 8.6 Control interface I2C block description 56 8.6.1 I2C device ID 56 8.6.2 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt bit summary 58 8.6.5 Specific registers 64 8.6.5.1 IC and version identification 64 8.6.5.2 Embedded Memory 64 8.6.5.3 Register descriptions 65 8.6.6 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 10 Bill of materials 104 11 Thermal information 107 11.2 Estimation of junction temperature 107 11.2 Packaging 108 12.1 Packaging dimensions </td <td>8.5.1.3</td> <td></td>	8.5.1.3	
8.5.1.6 Sleep/LPSR mode 50 8.5.1.7 Coin cell mode 50 8.5.2 State machine flow summary 51 8.5.3 Performance characteristic curves 52 8.6 Control interface I2C block description 56 8.6.1 I2C device ID 56 8.6.2 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt bit summary 58 8.6.5 Specific registers 64 8.6.5.1 IC and version identification 64 8.6.5.2 Embedded Memory 64 8.6.5.3 Register descriptions 65 8.6.6 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 10 Bill of materials 104 11 Thermal information 107 11.1 Rating data 107 11.2 Estimation of junction temperature 107 11.2 Packaging 108 12 Packaging dimensions		Thermal protection49
8.5.1.7 Coin cell mode 50 8.5.2 State machine flow summary 51 8.5.3 Performance characteristic curves 52 8.6 Control interface I2C block description 56 8.6.1 I2C device ID 56 8.6.2 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt bit summary 58 8.6.5 Specific registers 64 8.6.5.1 IC and version identification 64 8.6.5.2 Embedded Memory 64 8.6.5.3 Register descriptions 65 8.6.6 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 10 Bill of materials 104 11 Thermal information 107 11.1 Rating data 107 11.2 Estimation of junction temperature 107 11.2 Packaging 108 12.1 Packaging dimensions 108 13 Revision history		
8.5.2 State machine flow summary 51 8.5.3 Performance characteristic curves 52 8.6 Control interface I2C block description 56 8.6.1 I2C device ID 56 8.6.2 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt bit summary 58 8.6.5 Specific registers 64 8.6.5.1 IC and version identification 64 8.6.5.2 Embedded Memory 64 8.6.5.3 Register descriptions 65 8.6.6 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 10 Bill of materials 104 11 Thermal information 107 11.1 Rating data 107 11.2 Estimation of junction temperature 107 12 Packaging 108 12.1 Packaging dimensions 108 13 Revision history 111		•
8.5.3 Performance characteristic curves		
8.6 Control interface I2C block description 56 8.6.1 I2C device ID 56 8.6.2 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt bit summary 58 8.6.5 Specific registers 64 8.6.5.1 IC and version identification 64 8.6.5.2 Embedded Memory 64 8.6.5.3 Register descriptions 65 8.6.6 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 10 Bill of materials 104 11 Thermal information 107 11.1 Rating data 107 11.2 Estimation of junction temperature 107 11.2 Packaging 108 12.1 Packaging dimensions 108 13 Revision history 111		
8.6.1 I2C device ID 56 8.6.2 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt bit summary 58 8.6.5 Specific registers 64 8.6.5.1 IC and version identification 64 8.6.5.2 Embedded Memory 64 8.6.5.3 Register descriptions 65 8.6.6 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 10 Bill of materials 104 11 Thermal information 107 11.1 Rating data 107 11.2 Estimation of junction temperature 107 12 Packaging 108 12.1 Packaging dimensions 108 13 Revision history 111		
8.6.2 I2C operation 57 8.6.3 Interrupt handling 57 8.6.4 Interrupt bit summary 58 8.6.5 Specific registers 64 8.6.5.1 IC and version identification 64 8.6.5.2 Embedded Memory 64 8.6.5.3 Register descriptions 65 8.6.6 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 10 Bill of materials 104 11 Thermal information 107 11.1 Rating data 107 11.2 Estimation of junction temperature 107 12 Packaging 108 12.1 Packaging dimensions 108 13 Revision history 111	8.6	
8.6.3 Interrupt handling		
8.6.4 Interrupt bit summary		
8.6.5 Specific registers 64 8.6.5.1 IC and version identification 64 8.6.5.2 Embedded Memory 64 8.6.5.3 Register descriptions 65 8.6.6 Register map 94 8.6.6.1 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 10 Bill of materials 104 11 Thermal information 107 11.1 Rating data 107 11.2 Estimation of junction temperature 107 12 Packaging 108 12.1 Packaging dimensions 108 13 Revision history 111		
8.6.5.1 IC and version identification 64 8.6.5.2 Embedded Memory 64 8.6.5.3 Register descriptions 65 8.6.6 Register map 94 8.6.6.1 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 10 Bill of materials 104 11 Thermal information 107 11.1 Rating data 107 11.2 Estimation of junction temperature 107 12 Packaging 108 12.1 Packaging dimensions 108 13 Revision history 111		
8.6.5.2 Embedded Memory 64 8.6.5.3 Register descriptions 65 8.6.6 Register map 94 8.6.6.1 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 10 Bill of materials 104 11 Thermal information 107 11.1 Rating data 107 11.2 Estimation of junction temperature 107 12 Packaging 108 12.1 Packaging dimensions 108 13 Revision history 111		
8.6.5.3 Register descriptions 65 8.6.6 Register map 94 8.6.6.1 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 10 Bill of materials 104 11 Thermal information 107 11.1 Rating data 107 11.2 Estimation of junction temperature 107 12 Packaging 108 12.1 Packaging dimensions 108 13 Revision history 111		
8.6.6 Register map 94 8.6.6.1 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 10 Bill of materials 104 11 Thermal information 107 11.1 Rating data 107 11.2 Estimation of junction temperature 107 12 Packaging 108 12.1 Packaging dimensions 108 13 Revision history 111		
8.6.6.1 Register map 94 9 Typical Applications 104 9.1 Application diagram 104 10 Bill of materials 104 11 Thermal information 107 11.1 Rating data 107 11.2 Estimation of junction temperature 107 12 Packaging 108 12.1 Packaging dimensions 108 13 Revision history 111		
9 Typical Applications 104 9.1 Application diagram 104 10 Bill of materials 104 10 Bill of materials 104 11 Thermal information 107 11.1 Rating data 107 11.2 Estimation of junction temperature 107 12 Packaging 108 12.1 Packaging dimensions 108 13 Revision history 111		
9.1 Application diagram 104 10 Bill of materials 104 11 Thermal information 107 11.1 Rating data 107 11.2 Estimation of junction temperature 107 12 Packaging 108 12.1 Packaging dimensions 108 13 Revision history 111	8.6.6.1	
10 Bill of materials 104 11 Thermal information 107 11.1 Rating data 107 11.2 Estimation of junction temperature 107 12 Packaging 108 12.1 Packaging dimensions 108 13 Revision history 111	-	
11 Thermal information 107 11.1 Rating data 107 11.2 Estimation of junction temperature 107 12 Packaging 108 12.1 Packaging dimensions 108 13 Revision history 111	•••	
11.1 Rating data 107 11.2 Estimation of junction temperature 107 12 Packaging 108 12.1 Packaging dimensions 108 13 Revision history 111		
11.2Estimation of junction temperature10712Packaging10812.1Packaging dimensions10813Revision history111	••	
12 Packaging 108 12.1 Packaging dimensions 108 13 Revision history 111		
12.1 Packaging dimensions		
13 Revision history111		
14 Legal information113		
	14	Legal information113

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2020.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 26 October 2020 Document identifier: VR5100