

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <a href="http://www.nxp.com">http://www.nxp.com</a>, <a href="http://www.semiconductors.philips.com/">http://www.nxp.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

# 74ALVT16601

# 18-bit universal bus transceiver; 3-state

Rev. 03 — 5 July 2005

**Product data sheet** 

### 1. General description

The 74ALVT16601 is a high-performance Bipolar Complementary Metal Oxide Semiconductor (BiCMOS) product designed for  $V_{CC}$  operation at 2.5 V and 3.3 V with I/O compatibility up to 5 V. This device is an 18-bit universal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch enable (LEAB and LEBA), and clock (CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A-bus data is latched if CPAB is held at a HIGH or LOW level. If LEAB is LOW, the A-bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CPAB. When  $\overline{OEAB}$  is LOW, the outputs are active. When  $\overline{OEAB}$  is HIGH, the outputs are in the high-impedance state. The clocks can be controlled with the clock enable inputs ( $\overline{CEAB}$  and  $\overline{CEBA}$ ).

Data flow for B-to-A is similar to that of A-to-B but uses OEBA, LEBA and CPBA.

Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

#### 2. Features

- 18-bit bidirectional bus interface
- 5 V I/O compatible
- 3-state buffers
- Output capability: +64 mA and -32 mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5 V supply
- Bus hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion and extraction permitted
- Power-up reset
- Power-up 3-state
- No bus current loading when output is tied to 5 V bus
- Positive-edge triggered clock inputs
- Latch-up protection:
  - ◆ JESD78: exceeds 500 mA
- ESD protection:
  - MIL STD 883, method 3015: exceeds 2000 V
  - Machine model: exceeds 200 V



# 3. Quick reference data

Table 1: Quick reference data

 $GND = 0 \ V; \ T_{amb} = 25 \ ^{\circ}C.$ 


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC} = 2.5$	5 V					
t <sub>PLH</sub>	propagation delay An to Bn or Bn to An	C <sub>L</sub> = 30 pF	-	1.8	-	ns
t <sub>PHL</sub>	propagation delay An to Bn or Bn to An	C <sub>L</sub> = 30 pF	-	2.2	-	ns
C <sub>i</sub>	input capacitance of control pins	$V_I = 0 \text{ V or } V_{CC}$		4	-	pF
C <sub>io</sub>	input/output capacitance of I/O pins	$V_{I/O} = 0 \text{ V or } V_{CC};$ outputs disabled		8	-	pF
I <sub>CC</sub>	supply current	outputs disabled	-	40	-	μΑ
$V_{CC} = 3.3$	3 V					
t <sub>PLH</sub>	propagation delay An to Bn or Bn to An	C <sub>L</sub> = 50 pF	-	1.9	-	ns
t <sub>PHL</sub>	propagation delay An to Bn or Bn to An	C <sub>L</sub> = 50 pF	-	2	-	ns
C <sub>i</sub>	input capacitance of control pins	$V_I = 0 \text{ V or } V_{CC}$		4	-	pF
C <sub>io</sub>	input/output capacitance of I/O pins	$V_{I/O} = 0 \text{ V or } V_{CC};$ outputs disabled		8	-	pF
I <sub>CC</sub>	supply current	outputs disabled	-	60	-	μΑ

# 4. Ordering information


**Table 2: Ordering information** 

Type number	Package						
	Temperature range	Name	Description	Version			
74ALVT16601DL	–40 °C to +85 °C	SSOP56	plastic shrink small outline package; 56 leads; body width 7.5 mm	SOT371-1			
74ALVT16601DGG	–40 °C to +85 °C	TSSOP56	plastic thin shrink small outline package; 56 leads; body width 6.1 mm	SOT364-1			

### 5. Functional diagram




**Product data sheet** 



### 6. Pinning information

### 6.1 Pinning



### 6.2 Pin description

Table 3: Pin description

Symbol	Pin	Description
OEAB	1	A-to-B output enable input (active LOW)
LEAB	2	A-to-B latch enable input
A0	3	data input or output (A side)
GND	4	ground (0 V)
A1	5	data input or output (A side)
A2	6	data input or output (A side)
V <sub>CC</sub>	7	voltage supply
A3	8	data input or output (A side)

74ALVT16601\_3

Downloaded from Arrow.com.

 Table 3:
 Pin description ...continued

	Till description ::	
Symbol	Pin	Description
A4	9	data input or output (A side)
A5	10	data input or output (A side)
GND	11	ground (0 V)
A6	12	data input or output (A side)
A7	13	data input or output (A side)
A8	14	data input or output (A side)
A9	15	data input or output (A side)
A10	16	data input or output (A side)
A11	17	data input or output (A side)
GND	18	ground (0 V)
A12	19	data input or output (A side)
A13	20	data input or output (A side)
A14	21	data input or output (A side)
V <sub>CC</sub>	22	voltage supply
A15	23	data input or output (A side)
A16	24	data input or output (A side)
GND	25	ground (0 V)
A17	26	data input or output (A side)
OEBA	27	B-to-A output enable input (active LOW)
LEBA	28	B-to-A latch enable input
CEBA	29	B-to-A clock enable (active LOW)
СРВА	30	B-to-A clock input (active rising edge)
B17	31	data input or output (B side)
GND	32	ground (0 V)
B16	33	data input or output (B side)
B15	34	data input or output (B side)
V <sub>CC</sub>	35	voltage supply
B14	36	data input or output (B side)
B13	37	data input or output (B side)
B12	38	data input or output (B side)
GND	39	ground (0 V)
B11	40	data input or output (B side)
B10	41	data input or output (B side)
B9	42	data input or output (B side)
B8	43	data input or output (B side)
B7	44	data input or output (B side)
B6	45	data input or output (B side)
GND	46	ground (0 V)
B5	47	data input or output (B side)
B4	48	data input or output (B side)
В3	49	data input or output (B side)

74ALVT16601\_3



Symbol	Pin	Description
V <sub>CC</sub>	50	voltage supply
B2	51	data input or output (B side)
B1	52	data input or output (B side)
GND	53	ground (0 V)
B0	54	data input or output (B side)
CPAB	55	A-to-B clock input (active rising edge)
CEAB	56	A-to-B clock enable (active LOW)

# 7. Functional description

### 7.1 Function table

Table 4: Function table [1]

Control			Input	Output	
CEAB	OEAB	LEAB	СРАВ	An	Bn
CEBA	OEBA	LEBA	СРВА	Bn	An
Χ	Н	X	X	X	Z
Χ	L	Н	X	L	L
				Н	Н
L	L	L	1	L	L
				Н	Н
L	L	L	Н	Χ	Y [2]
			L	Χ	Y [3]
Н	L	L	Х	Χ	Y [2]

<sup>[1]</sup> H = HIGH voltage level;

# 8. Limiting values

Table 5: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+4.6	V
$V_{I}$	input voltage		[ <u>1]</u> -0.5	+7.0	V
V <sub>O</sub>	output voltage	output in OFF-state or HIGH-state	[ <u>1]</u> –0.5	+7.0	V

74ALVT16601\_3

Downloaded from Arrow.com.

L = LOW voltage level;

X = don't care;

Z = high-impedance OFF-state;

<sup>↑ =</sup> LOW-to-HIGH clock transition

<sup>[2]</sup> Output level before the indicated steady-state input conditions were established.

<sup>3]</sup> Output level before the indicated steady-state input conditions were established, provided that CPAB or CPBA was LOW before LEAB or LEBA went LOW.

 Table 5:
 Limiting values ...continued

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
I <sub>IK</sub>	input diode current	$V_I < 0 V$	-	-50	mΑ
I <sub>OK</sub>	output diode current	V <sub>O</sub> < 0 V	-	-50	mA
I <sub>O</sub>	output current	output in LOW-state	-	128	mA
		output in HIGH-state	-	-64	mA
T <sub>stg</sub>	storage temperature		<b>–65</b>	+150	°C
Tj	junction temperature		[2] _	150	°C

<sup>[1]</sup> The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

### 9. Recommended operating conditions

Table 6: Recommended operating conditions

		0 11/1		_		
•	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC} = 2.5$	5 V ± 0.2 V					
$V_{CC}$	supply voltage		2.3	-	2.7	V
$V_{I}$	input voltage		0	-	5.5	V
$V_{IH}$	HIGH-level input voltage		1.7	-	-	V
$V_{IL}$	LOW-level input voltage		-	-	0.7	V
I <sub>OH</sub>	HIGH-level output current		-	-	-8	mΑ
I <sub>OL</sub>	LOW-level output current	none	-	-	8	mΑ
		current duty cycle $\leq$ 50 %; $f \geq 1 \text{ kHz}$	-	-	24	mA
Δt/ΔV	input transition rise or fall rate	outputs enabled	-	-	10	ns/V
T <sub>amb</sub>	ambient temperature		-40	-	+85	°C
$V_{CC} = 3.3$	3 V ± 0.3 V					
V <sub>CC</sub>	supply voltage		3.0	-	3.6	V
VI	input voltage		0	-	5.5	V
V <sub>IH</sub>	HIGH-level input voltage		2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage		-	-	8.0	V
I <sub>OH</sub>	HIGH-level output current		-	-	-32	mA
I <sub>OL</sub>	LOW-level output current	none	-	-	32	mA
		current duty cycle $\leq$ 50 %; $f \geq 1 \text{ kHz}$	-	-	64	mA
Δt/ΔV	input transition rise or fall rate	outputs enabled	-	-	10	ns/V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+85	°C

74ALVT16601\_3

<sup>[2]</sup> The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

### 10. Static characteristics

**Table 7: Static characteristics** 

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  $T_{amb} = -40\,^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$ .

Symbol	Parameter	Conditions		Min	Тур	Max	Uni
$V_{CC} = 2.$	5 V ± 0.2 V [1]						
V <sub>IK</sub>	input diode voltage	$V_{CC} = 2.3 \text{ V}; I_{IK} = -18 \text{ mA}$		-	-0.85	-1.2	V
V <sub>OH</sub>	HIGH-level output voltage	$V_{CC}$ = 2.3 V to 3.6 V; $I_{OH}$ = $-100~\mu A$		V <sub>CC</sub> – 0.2		-	V
		$V_{CC} = 2.3 \text{ V; } I_{OH} = -8 \text{ mA}$		1.8		-	V
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = 2.3 \text{ V}; I_{OL} = 100 \mu\text{A}$		-	0.07	0.2	V
		V <sub>CC</sub> = 2.3 V; I <sub>OL</sub> = 24 mA		-	0.3	0.5	V
		V <sub>CC</sub> = 2.3 V; I <sub>OL</sub> = 8 mA		-	-	0.4	V
$V_{RST}$	power-up LOW-state output voltage	$V_{CC}$ = 2.7 V; $I_O$ = 1 mA; $V_I$ = $V_{CC}$ or GND	[2]	-	-	0.55	V
ILI	input leakage current						
	control pins	$V_{CC}$ = 2.7 V; $V_I$ = $V_{CC}$ or GND		-	0.1	±1	μΑ
		V <sub>CC</sub> = 0 V or 2.7 V; V <sub>I</sub> = 5.5 V			0.1	10	μΑ
	I/O data pins	$V_{CC} = 0 \text{ V or } 2.7 \text{ V}; V_I = 5.5 \text{ V}$	[3]	-	0.1	20	μΑ
		V <sub>CC</sub> = 2.7 V; V <sub>I</sub> = V <sub>CC</sub>	[3]	-	0.1	10	μΑ
		V <sub>CC</sub> = 2.7 V; V <sub>I</sub> = 0 V	[3]	-	+0.1	<b>-</b> 5	μΑ
I <sub>OFF</sub>	power-down leakage current	$V_{CC} = 0 \text{ V}$ ; $V_I \text{ or } V_O = 0 \text{ V to } 4.5 \text{ V}$		-	0.1	±100	μΑ
I <sub>HOLD</sub>	bus hold current data inputs	$V_{CC} = 2.3 \text{ V}; V_I = 0.7 \text{ V}$	[4]	-	90	-	μΑ
		V <sub>CC</sub> = 2.3 V; V <sub>I</sub> = 1.7 V	[4]	-	<b>-75</b>	-	μΑ
I <sub>EX</sub>	external current into output	output in HIGH-state when $V_O > V_{CC}$ ; $V_O = 5.5 \text{ V; } V_{CC} = 2.3 \text{ V}$		-	10	125	μΑ
I <sub>PU</sub> , I <sub>PD</sub>	power-up/down 3-state output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}; \overline{\text{OEAB}} \text{ or } \overline{\text{OEAB}}$ don't care	[5]	-	1	100	μΑ
I <sub>CC</sub>	supply current	$V_{CC}$ = 2.7 V; $V_I$ = GND or $V_{CC}$ ; $I_O$ = 0 A					
		outputs HIGH-state		-	0.04	0.1	mΑ
		outputs LOW-state		-	2.5	4.5	mΑ
		outputs disabled	[6]	-	0.04	0.1	mΑ
Δl <sub>CC</sub>	additional supply current per input pin	$V_{CC}$ = 2.3 V to 2.7 V; one input at $V_{CC}$ – 0.6 V, other inputs at $V_{CC}$ or GND	[7]	-	0.01	0.4	mA
Ci	input capacitance of control pins	$V_I = 0 \text{ V or } V_{CC}$			4	-	pF
C <sub>io</sub>	input/output capacitance of I/O pins	$V_{I/O} = 0 \text{ V or } V_{CC}$ ; outputs disabled			8	-	pF
V <sub>CC</sub> = 3.	.3 V ± 0.3 V [8]						
V <sub>IK</sub>	input diode voltage	$V_{CC} = 3.0 \text{ V; } I_{IK} = -18 \text{ mA}$		-	-0.85	-1.2	V
V <sub>OH</sub>	HIGH-level output voltage	$V_{CC}$ = 3.0 V to 3.6 V; $I_{OH}$ = $-100~\mu A$		V <sub>CC</sub> - 0.2	V <sub>CC</sub>	-	V
		$V_{CC} = 3.0 \text{ V; } I_{OH} = -32 \text{ mA}$		2.0	2.3	-	V

74ALVT16601\_3

 Table 7:
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  $T_{amb} = -40 \,^{\circ}\text{C}$  to  $+85 \,^{\circ}\text{C}$ .

Symbol	Parameter	Conditions	Mi	n Typ	Max	Unit
$V_{OL}$	LOW-level output voltage	$V_{CC} = 3.0 \text{ V}; I_{OL} = 100 \mu\text{A}$	-	0.07	0.2	V
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 16 mA	-	0.25	0.4	V
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 32 mA	-	0.3	0.5	V
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 64 mA	-	0.4	0.55	V
$V_{RST}$	power-up LOW-state output voltage	$V_{CC}$ = 2.7 V; $I_O$ = 1 mA; $V_I$ = $V_{CC}$ or GND	[2] _	-	0.55	V
ILI	input leakage current					
	control pins	$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND}$	-	0.1	±1	μΑ
		$V_{CC} = 0 \text{ V or } 3.6 \text{ V; } V_I = 5.5 \text{ V}$	-	0.1	10	μΑ
	I/O data pins	$V_{CC} = 3.6 \text{ V}; V_I = 5.5 \text{ V}$	[3] _	0.1	20	μΑ
		$V_{CC} = 3.6 \text{ V}; V_I = V_{CC}$	[3] _	0.5	10	μΑ
		V <sub>CC</sub> = 3.6 V; V <sub>I</sub> = 0 V	[3] _	+0.1	<b>-</b> 5	μΑ
I <sub>OFF</sub>	power-down leakage current	$V_{CC} = 0 \text{ V}$ ; $V_I \text{ or } V_O = 0 \text{ V to } 4.5 \text{ V}$	-	0.1	±100	μΑ
I <sub>HOLD</sub>	bus hold current data inputs	V <sub>CC</sub> = 3 V; V <sub>I</sub> = 0.8 V	<u>[9]</u> 75	130	-	μΑ
		V <sub>CC</sub> = 3 V; V <sub>I</sub> = 2.0 V	<u>[9]</u> –7	5 –140	-	μΑ
		V <sub>CC</sub> = 0 V to 3.6 V; V <sub>CC</sub> = 3.6 V	[9] ±5	00 -	-	μΑ
I <sub>EX</sub>	external current into output	output in HIGH-state when $V_O > V_{CC}$ ; $V_O = 5.5 \text{ V; } V_{CC} = 2.3 \text{ V}$	-	10	125	μΑ
I <sub>PU</sub> , I <sub>PD</sub>	power-up/down 3-state output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}; \overline{\text{OEAB}} \text{ or } \overline{\text{OEAB}}$ don't care	[10] _	1	±100	μΑ
I <sub>CC</sub>	supply current	$V_{CC}$ = 3.6 V; $V_I$ = GND or $V_{CC}$ ; $I_O$ = 0 A				
		outputs HIGH-state	-	0.06	0.1	mΑ
		outputs LOW-state	-	3.5	5	mΑ
		outputs disabled	[6] _	0.06	0.1	mΑ
Δl <sub>CC</sub>	additional supply current per input pin	$V_{CC}$ = 3 V to 3.6 V; one input at $V_{CC}$ – 0.6 V, other inputs at $V_{CC}$ or GND	<u>[7]</u> -	0.04	0.4	mA
Ci	input capacitance of control pins	$V_I = 0 \text{ V or } V_{CC}$		4	-	pF
C <sub>io</sub>	input/output conscitance of I/O pine	$V_{I/O} = 0 \text{ V or } V_{CC}$ ; outputs disabled		8		pF

- [1] All typical values are at  $V_{CC}$  = 2.5 V and  $T_{amb}$  = 25 °C.
- [2] For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
- [3] Unused pins at V<sub>CC</sub> or GND.
- [4] Not guaranteed.
- [5] This parameter is valid for any  $V_{CC}$  between 0 V and 1.2 V with a transition time of up to 10 ms. From  $V_{CC}$  = 1.2 V to  $V_{CC}$  = 2.5 V  $\pm$  0.2 V a transition time of 100  $\mu$ s is permitted. This parameter is valid for  $T_{amb}$  = 25 °C only.
- [6]  $I_{CC}$  is measured with outputs pulled up to  $V_{CC}$  or pulled down to ground.
- [7] This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND.
- [8] All typical values are at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C.
- [9] This is the bus hold overdrive current required to force the input to the opposite logic state.
- [10] This parameter is valid for any  $V_{CC}$  between 0 V and 1.2 V with a transition time of up to 10 ms. From  $V_{CC}$  = 1.2 V to  $V_{CC}$  = 3.3 V  $\pm$  0.3 V a transition time of 100  $\mu$ s is permitted. This parameter is valid for  $T_{amb}$  = 25 °C only.

74ALVT16601\_3



# 11. Dynamic characteristics

Table 8: Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 11</u>.  $T_{amb} = -40 \,^{\circ}\text{C}$  to  $+85 \,^{\circ}\text{C}$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC} = 2.5$	$5 \text{ V} \pm 0.2 \text{ V} = 30 \text{ pF}$					
t <sub>PHL</sub>	propagation delay					
	An to Bn or Bn to An	see Figure 5	1.4	2.2	3.5	ns
	LEAB to Bn or LEBA to An	see Figure 6	1.5	2.5	4.0	ns
	CPAB to Bn or CPBA to An	see Figure 7	1.9	3.2	5.2	ns
t <sub>PLH</sub>	propagation delay					
	An to Bn or Bn to An	see Figure 5	1.0	1.8	3.0	ns
	LEAB to Bn or LEBA to An	see Figure 6	1.5	2.5	4.0	ns
	CPAB to Bn or CPBA to An	see Figure 7	2.2	3.5	5.0	ns
t <sub>PHZ</sub>	output disable time from HIGH-level	see Figure 9	2.2	3.1	4.4	ns
t <sub>PLZ</sub>	output disable time from LOW-level	see Figure 10	1.6	2.3	3.4	ns
t <sub>PZH</sub>	output enable time to HIGH-level	see Figure 9	2.3	3.6	4.8	ns
t <sub>PZL</sub>	output enable time to LOW-level	see Figure 10	1.9	2.9	4.4	ns
t <sub>h(H)</sub>	hold time HIGH					
	An to CPAB or Bn to CPBA	see Figure 8	0.0	-1.1	-	ns
	An to LEAB or Bn to LEAB	see Figure 8	1.5	0.4	-	ns
	CEAB to CPAB or CEBA to CPBA	see Figure 8	2.0	0.4	-	ns
t <sub>h(L)</sub>	hold time LOW					
	An to CPAB or Bn to CPBA	see Figure 8	0.0	-0.3	-	ns
	An to LEAB or Bn to LEAB	see Figure 8	1.9	1.0	-	ns
	CEAB to CPAB or CEBA to CPBA	see Figure 8	+0.8	-0.1	-	ns
t <sub>su(H)</sub>	set-up time HIGH					
	An to CPAB or Bn to CPBA	see Figure 8	2.0	0.4	-	ns
	An to LEAB or Bn to LEBA	see Figure 8	0.0	-1.0	-	ns
	CEAB to CPAB or CEBA to CPBA	see Figure 8	0.7	0.3	-	ns
t <sub>su(L)</sub>	set-up time LOW					
	An to CPAB or Bn to CPBA	see Figure 8	2.0	1.2	-	ns
	An to LEAB or Bn to LEBA	see Figure 8	1.5	0.4	-	ns
	CEAB to CPAB or CEBA to CPBA	see Figure 8	+0.3	-0.4	-	ns
t <sub>WH</sub>	pulse width HIGH					
	CPAB or CPBA	see Figure 7	3.0	-	-	ns
	LEAB or LEBA	see Figure 6	1.5	-	-	ns
t	pulse width LOW	<del></del>				
$t_WL$	paloo Matil 2011					

74ALVT16601\_3



Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 11</u>.  $T_{amb} = -40 \,^{\circ}C$  to  $+85 \,^{\circ}C$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC} = 3.3$	3 V ± 0.3 V [2]; C <sub>L</sub> = 50 pF					
t <sub>PHL</sub>	propagation delay					
	An to Bn or Bn to An	see Figure 5	1.1	2.0	2.8	ns
	LEAB to Bn or LEBA to An	see Figure 6	1.4	2.3	3.6	ns
	CPAB to Bn or CPBA to An	see Figure 7	1.7	2.7	4.1	ns
t <sub>PLH</sub>	propagation delay					
	An to Bn or Bn to An	see Figure 5	1.2	1.9	2.9	ns
	LEAB to Bn or LEBA to An	see Figure 6	1.5	2.5	3.8	ns
	CPAB to Bn or CPBA to An	see Figure 7	2.1	3.1	4.5	ns
$t_{PHZ}$	output disable time from HIGH-level	see Figure 9	2.7	3.6	4.9	ns
$t_{PLZ}$	output disable time from LOW-level	see Figure 10	2.1	2.8	4	ns
t <sub>PZH</sub>	output enable time to HIGH-level	see Figure 9	2.2	3.2	4.2	ns
t <sub>PZL</sub>	output enable time to LOW-level	see Figure 10	1.6	2.5	3.8	ns
t <sub>h(H)</sub>	hold time HIGH					
	An to CPAB or Bn to CPBA	see <u>Figure 8</u>	+1.0	-0.5	-	ns
	An to LEAB or Bn to LEAB	see <u>Figure 8</u>	1.5	0.1	-	ns
	CEAB to CPAB or CEBA to CPBA	see <u>Figure 8</u>	1.5	0.7	-	ns
t <sub>h(L)</sub>	hold time LOW					
	An to CPAB or Bn to CPBA	see <u>Figure 8</u>	+1.0	-0.3	-	ns
	An to LEAB or Bn to LEAB	see <u>Figure 8</u>	1.5	0.5	-	ns
	CEAB to CPAB or CEBA to CPBA	see <u>Figure 8</u>	+1.0	-0.3	-	ns
t <sub>su(H)</sub>	set-up time HIGH					
	An to CPAB or Bn to CPBA	see Figure 8	1.5	0.4	-	ns
	An to LEAB or Bn to LEBA	see Figure 8	+1.0	-0.5	-	ns
	CEAB to CPAB or CEBA to CPBA	see <u>Figure 8</u>	1.5	0.3	-	ns
t <sub>su(L)</sub>	set-up time LOW					
	An to CPAB or Bn to CPBA	see Figure 8	1.5	0.6	-	ns
	An to LEAB or Bn to LEBA	see Figure 8	+1.0	-0.1	-	ns
	CEAB to CPAB or CEBA to CPBA	see Figure 8	1.0	-0.4	-	ns
t <sub>WH</sub>	pulse width HIGH					
	CPAB or CPBA	see Figure 7	2.0	-	-	ns
	LEAB or LEBA	see Figure 6	1.5	-	-	ns
t <sub>WL</sub>	pulse width LOW					
	CPAB or CPBA	see Figure 7	2.0	-	-	ns

<sup>[1]</sup> All typical values are measured at  $V_{CC}$  = 2.5 V and  $T_{amb}$  = 25 °C.

<sup>[2]</sup> All typical values are measured at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25  $^{\circ}C.$ 

### 12. Waveforms




Fig 5. Propagation delay input (An, Bn) to output (Bn, An) in transparent mode







Fig 6. Propagation delay latch enable (LEAB, LEBA) to output (An, Bn) and latch enable (LEAB, LEBA) pulse width




74ALVT16601 3

**Product data sheet** 








Downloaded from **Arrow.com**.


Table 9: Measurement points

Supply voltage	Input	Output			
	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>	
≥ 3 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> – 0.3 V	
≤ 2.7 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> – 0.15 V	



Measurement points are given in Table 9.

#### a. Input pulse definition



Test data is given in Table 10.

Definitions test circuit:

R<sub>L</sub> = Load resistor.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

 $V_{EXT}$  = Test voltage for switching times.

b. Test circuit

Fig 11. Load circuitry for switching times

Table 10: Test data

Input				Load		V <sub>EXT</sub>			
$V_{I}$	fi	t <sub>W</sub>	t <sub>r</sub> , t <sub>f</sub>	CL	R <sub>L</sub>	$t_{PLZ}, t_{PZL}$	t <sub>PLH</sub> , t <sub>PHL</sub>	$t_{PHZ}$ , $t_{PZH}$	
3.0 V or V <sub>CC</sub> whichever is less	≤ 10 MHz	500 ns	≤ 2.5 ns	30 pF or 50 pF	500 Ω	6 V or 2 × V <sub>CC</sub>	open	GND	


74ALVT16601\_3

Downloaded from Arrow.com.

# 13. Package outline

#### SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	e	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT371-1		MO-118				<del>99-12-27</del> 03-02-18	
					<u> </u>		


Fig 12. Package outline SOT371-1 (SSOP56)

74ALVT16601\_3

### TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1 mm

SOT364-1

17 of 20



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.5 0.1	8° 0°

**Product data sheet** 

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLI	OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT36	4-1		MO-153				<del>-99-12-27</del> 03-02-19

Fig 13. Package outline SOT364-1 (TSSOP56)

74ALVT16601\_3 © Koninklijke Philips Electronics N.V. 2005. All rights reserved. Rev. 03 — 5 July 2005



# 14. Revision history

#### Table 11: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes				
74ALVT16601_3	20050705	Product data sheet	-	-	74ALVT16601_2				
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new presentation and information standard of Philips Semiconductors.</li> </ul>								
	<ul> <li>Section 2 "Features": modified 'JEDEC Std 17' into 'JESD78'.</li> </ul>								
	<ul> <li>Table 8 "D output disa</li> </ul>	ynamic characteristics": able time.	changed values of p	oropagation delay, o	output enable and				
74ALVT16601_2	19980213	Product specification	-	9397 750 03571	74ALVT16601_1				
74ALVT16601_1	-	-	-	-	-				

Downloaded from Arrow.com.



Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### 16. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### 17. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### 18. Trademarks

**Notice** — All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 19. Contact information

For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

74ALVT16601\_3

### **Philips Semiconductors**

74ALVT16601

18-bit universal bus transceiver; 3-state

### 20. Contents

1	General description
2	Features
3	Quick reference data
4	Ordering information
5	Functional diagram 3
6	Pinning information 5
6.1	Pinning
6.2	Pin description
7	Functional description 7
7.1	Function table
8	Limiting values 7
9	Recommended operating conditions 8
10	Static characteristics 9
11	Dynamic characteristics
12	Waveforms
13	Package outline
14	Revision history
15	Data sheet status
16	Definitions
17	Disclaimers
18	Trademarks19
19	Contact information



#### © Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 5 July 2005 Document number: 74ALVT16601\_3

**Published in The Netherlands**