INTEGRATED CIRCUITS



Product specification Supersedes data of 1994 May 20 IC23 Data Handbook

1998 Feb 19



Philips Semiconductors

74LVT652

FEATURES

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- 3-State outputs
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- No bus current loading when output is tied to 5V bus
- Power-up 3-State
- Power-up reset
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

QUICK REFERENCE DATA

DESCRIPTION

The LVT652 is a high-performance BiCMOS product designed for V_{CC} operation at 3.3V.

This device combines low static and dynamic power dissipation with high speed and high output drive.

The 74LVT652 transceiver/register consists of bus transceiver circuits with 3-State outputs, D–type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable (OEAB, OEBA) and Select (SAB, SBA) pins are provided for bus management.

s	SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C; GND = 0V	TYPICAL	UNIT
		Propagation delay An to Bn or Bn to An	$C_L = 50 pF;$ $V_{CC} = 3.3 V$	2.8 2.6	ns
	C _{IN}	Input capacitance	V _I = 0V or 3V	4	pF
	C _{I/O}	I/O capacitance	Outputs disabled; $V_{I/O} = 0V \text{ or } 3V$	10	pF
	I _{CCZ}	Total supply current	Outputs disabled; $V_{CC} = 3.6V$	0.13	mA

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
24-Pin Plastic SOL	–40°C to +85°C	74LVT652 D	74LVT652 D	SOT137-1
24-Pin Plastic SSOP Type II	–40°C to +85°C	74LVT652 DB	74LVT652 DB	SOT340-1
24-Pin Plastic TSSOP Type I	–40°C to +85°C	74LVT652 PW	74LVT652PW DH	SOT355-1

PIN CONFIGURATION

CPAB 1	24	VCC
SAB 2	23	СРВА
OEAB 3	22	SBA
A0 4	21	OEBA
A1 5	20	B0
A2 6	19	B1
A3 7	18	B2
A4 8	17	B3
A5 9	16	B4
A6 10	15	B5
A7 11	14	B6
GND 12	13	B7
	SV00051	
L		

PIN DESCRIPTION


PIN NUMBER	SYMBOL	FUNCTION
1, 23	CPAB / CPBA	A to B clock input / B to A clock input
2, 22	SAB / SBA	A to B select input / B to A select input
3, 21	OEAB / OEBA	A to B Output Enable input (active-High) / B to A Output Enable input (active-Low)
4, 5, 6, 7, 8, 9, 10, 11	A0 – A7	Data inputs/outputs (A side)
20, 19, 18, 17, 16, 15, 14, 13	B0 – B7	Data inputs/outputs (B side)
12	GND	Ground (0V)
24	V _{CC}	Positive supply voltage

74LVT652


13

SV00053

11 -




LOGIC DIAGRAM



1998 Feb 19

The following examples demonstrate the four fundamental bus-management functions that can be performed with the 74LVT652.

The select pins determine whether data is stored or transferred through the device in real time.



FUNCTION TABLE

	INPUTS					DAT	A I/O	OPERATING MODE
OEAB	OEBA	СРАВ	СРВА	SAB	SBA	An	Bn	OPERATING MODE
L	H H	H or L ↑	H or L ↑	X X	X X	Input	Input	Isolation Store A and B data
X H	H H	$\stackrel{\frown}{\leftarrow}$	H or L ↑	X **	X X	Input	Unspecified** Output*	Store A, Hold B Store A in both registers
L	X L	H or L ↑	$\stackrel{\uparrow}{\uparrow}$	X X	X **	Unspecified** Output*	Input	Hold A, Store B Store B in both registers
L	L L	X X	X H or L	X X	L H	Output	Input	Real time B data to A bus Stored B data to A bus
H H	H H	X H or L	X X	L H	X X	Input	Output	Real time A data to B bus Store A data to B bus
н	L	H or L	H or L	н	Н	Output	Output	Stored A data to B bus Stored B data to A bus

H = High voltage level

L = Low voltage level

X = Don't care

 \uparrow = Low-to-High clock transition

The data output function may be enabled or disabled by various signals at the OEBA and OEAB inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.

** If both Select controls (SAB and SBA) are Low, then clocks can occur simultaneously. If either Select control is High, the clocks must be staggered in order to load both registers.

Downloaded from Arrow.com.

The output enable pins determine the direction of the data flow.

74LVT652

ABSOLUTE MAXIMUM RATINGS^{1,2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
I _{IK}	DC input diode current	V ₁ < 0	-50	mA
VI	DC input voltage ³		-0.5 to +7.0	V
Ι _{ΟΚ}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	Output in Off	-0.5 to +7.0	V
		Output in Low state	128	
IOUT	DC output current	Output in High state	-64	mA
T _{stg}	Storage temperature range		-65 to +150	°C

NOTES:

 Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

 The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	UNIT	
STMBOL	FARAMEIER	MIN	MAX	UNIT
V _{CC}	DC supply voltage	2.7	3.6	V
VI	Input voltage	0	5.5	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Input voltage		0.8	V
I _{ОН}	High-level output current		-32	mA
I _{OL}	Low-level output current		32	mA
	Low-level output current; current duty cycle \leq 50%; f \geq 1kHz		64	
Δt/Δv	Input transition rise or fall rate; Outputs enabled		10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

Product specification

74LVT652

DC ELECTRICAL CHARACTERISTICS

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS		Temp = -40°C to +85°C			UNIT	
				MIN	TYP ¹	MAX		
V _{IK}	Input clamp voltage	V _{CC} = 2.7V; I _{IK} = -18mA			-0.9	-1.2	V	
		$V_{CC} = 2.7$ to 3.6V; $I_{OH} = -100\mu A$		V _{CC} -0.2	V _{CC} -0.1			
V _{OH}	High-level output voltage	V _{CC} = 2.7V; I _{OH} = -8mA		2.4	2.5		V	
		V _{CC} = 3.0V; I _{OH} = -32mA		2.0	2.2			
		V _{CC} = 2.7V; I _{OL} = 100μA			0.1	0.2		
		V _{CC} = 2.7V; I _{OL} = 24mA			0.3	0.5		
V _{OL}	Low-level output voltage	V _{CC} = 3.0V; I _{OL} = 16mA			0.25	0.4	V	
		V _{CC} = 3.0V; I _{OL} = 32mA			0.3	0.5		
		V _{CC} = 3.0V; I _{OL} = 64mA			0.4	0.55		
V _{RST}	Power-up output low voltage ⁵	V_{CC} = 3.6V; I _O = 1mA; V _I = GND or V _{CC}	;		0.13	0.55	V	
		$V_{CC} = 3.6V; V_I = V_{CC} \text{ or GND}$			±0.1	±1		
		$V_{CC} = 0 \text{ or } 3.6 \text{V}; \text{ V}_{\text{I}} = 5.5 \text{V}$	Control pins		1.0	10		
I _I	Input leakage current	$V_{CC} = 3.6V; V_{I} = 5.5V$			1.0	20	μA	
		$V_{CC} = 3.6V; V_1 = V_{CC}$	I/O Data pins ⁴		0.1	1		
		$V_{CC} = 3.6V; V_1 = 0$	1		-1	-5		
I _{OFF}	Output off current	$V_{CC} = 0V; V_1 \text{ or } V_O = 0 \text{ to } 4.5V$	-		1	±100	μΑ	
		$V_{CC} = 3V; V_{I} = 0.8V$		75	150			
I _{HOLD}	Bus Hold current A inputs ⁶	$V_{CC} = 3V; V_I = 2.0V$		-75	-150		μA	
		V_{CC} = 0V to 3.6V; V_{CC} = 3.6V		±500			 	
I_{EX}	Current into an output in the High state when $V_O > V_{CC}$	$V_{O} = 5.5V; V_{CC} = 3.0V$			60	125	μΑ	
I _{PU/PD}	Power up/down 3-State output current ³	$V_{CC} \le 1.2V$; $V_O = 0.5V$ to V_{CC} ; $V_I = GND$ or V_{CC} ; $OE/\overline{OE} = Don't$ care			15	±100	μA	
ICCH		V_{CC} = 3.6V; Outputs High, V_{I} = GND or $V_{CC,\ I_{O}}$ = 0			0.13	0.19		
I _{CCL}	Quiescent supply current	V_{CC} = 3.6V; Outputs Low, V_{I} = GND or $V_{CC,}$ I_{O} = 0			3	12	mA	
I _{CCZ}	1	V_{CC} = 3.6V; Outputs Disabled; V_{I} = GNI	O or $V_{CC, I_{O}} = 0$		0.13	0.19		
ΔI_{CC}	Additional supply current per input pin ²	V_{CC} = 3V to 3.6V; One input at V_{CC} -0.6 Other inputs at V_{CC} or GND	V,		0.1	0.2	mA	

NOTES: 1. All typical values are at $V_{CC} = 3.3V$ and $T_{amb} = 25^{\circ}C$. 2. This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND 3. This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From $V_{CC} = 1.2V$ to $V_{CC} = 3.3V \pm 0.3V$ a transition time of 100µsec is permitted. This parameter is valid for $T_{amb} = 25^{\circ}C$ only.

4. Unused pins at V_{CC} or GND. 5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

6. This is the bus hold overdrive current required to force the input to the opposite logic state.

74LVT652

AC CHARACTERISTICS

GND = 0V, $t_R = t_F = 2.5ns$, $C_L = 50pF$, $R_L = 500\Omega$; $T_{amb} = -40^{\circ}C$ to +85°C.

				L	IMITS	_	
SYMBOL	PARAMETER	WAVEFORM	Vc	_C = 3.3V ± 0	.3V	V _{CC} = 2.7V	UNIT
			MIN	TYP ¹	MAX	MAX	1
f _{MAX}	Maximum clock frequency	1	150	180			MHz
t _{PLH} t _{PHL}	Propagation delay CPAB to Bn or CPBA to An	1	1.8 2.0	3.7 3.7	6.0 5.7	6.9 6.4	ns
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	2	1.2 1.0	2.8 2.6	4.7 4.6	5.5 5.3	ns
t _{PLH} t _{PHL}	Propagation delay SAB to Bn or SBA to An	3	1.4 1.4	3.7 4.0	6.4 6.2	7.6 6.8	ns
t _{PZH} t _{PZL}	Output enable time OEBA to An	5 6	1.0 1.0	2.9 3.0	5.8 6.0	7.2 7.3	ns
t _{PHZ} t _{PLZ}	Output disable time OEBA to An	5 6	2.2 1.8	3.9 3.2	6.5 5.8	6.9 5.9	ns
t _{PZH} t _{PZL}	Output enable time OEAB to Bn	5 6	1.0 1.2	3.3 3.4	6.5 6.3	7.5 7.1	ns
t _{PHZ} t _{PLZ}	Output disable time OEAB to Bn	5 6	1.7 1.5	4.5 3.8	7.2 5.8	8.1 6.3	ns

NOTE:

1. All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

AC SETUP REQUIREMENTS

GND = 0V, t_R = 2.5ns, t_F = 2.5ns, C_L = 50pF, R_L = 500 Ω , T_{amb} =40 °C to 85 °C


					LIMITS			
SYMBOL	PARAMETER	WAVEFORM	ſ	√ _{amb} = +25° V _{CC} = +5.0V			⊧ -40 to 5°C .0V ±0.5V	UNIT
			Min	Тур	Max	Min	Max	
t _s (H) t _s (L)	Setup time ¹ An to CPAB, Bn to CPBA	4	1.5 2.2	0.9 1.1		1.6 2.5		ns
t _h (H) t _h (L)	Hold time ¹ An to CPAB, Bn to CPBA	4	0 0	-1.0 -1.0		0.0 0.0		ns
t _w (H) t _w (L)	Pulse width, High or Low CPAB or CPBA	1	3.3 3.3	1.0 2.0		3.3 3.3		ns

NOTE:


1. This data sheet limit may vary among suppliers.

74LVT652


AC WAVEFORMS




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Propagation Delay, An to Bn or Bn to An, SAB to Bn or SBA to An




Waveform 3. Propagation Delay, SBA to An or SAB to Bn



Waveform 4. Data Setup and Hold Times








Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

Product specification


74LVT652

TEST CIRCUIT AND WAVEFORM




Product specification

74LVT652




74LVT652

Product specification



74LVT652



74LVT652

NOTES

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 05-96 9397-750-03545

Let's make things better.





Philips

Semiconductors