Document Number: MC34FS6407-08 Rev. 3.0, 7/2016

Power system basis chip with high speed can transceiver

The FS6407/FS6408 SMARTMOS devices area multi-output, power supply, integrated circuit, including HSCAN transceiver, dedicated to the industrial market.

Multiple switching and linear voltage regulators, including low-power mode (32 μ A) are available with various wake-up capabilities. An advanced power management scheme is implemented to maintain high efficiency over wide input voltages (down to 2.7 V) and wide output current ranges (up to 1.5 A).

The FS6407/FS6408 include enhanced safety features, with multiple fail-safe outputs, becoming a full part of a safety oriented system partitioning, to reach a high integrity safety level.


The built-in enhanced high-speed CAN interface fulfills the ISO11898-2 and -5 standards.

Features

- Highly flexible SMPS pre-regulator, allowing two topologies: non-inverting buck-boost and standard buck
- Switching mode power supply (SMPS) dedicated to MCU core supply, from 1.2 V to 3.3 V delivering up to 1.5 A
- Multiple wake-up sources in low-power mode: CAN and/or IOs
- · Six configurable I/Os
- Linear voltage regulator dedicated to auxiliary functions, or to a sensor supply (V_{CCA} tracker or independent), 5.0 V or 3.3 V
- Linear voltage regulator dedicated to MCU A/D reference voltage or I/Os supply (V_{CCA}), 5.0 V or 3.3 V

FS6407 FS6408

POWER SYSTEM BASIS CHIP



Applications

- · Automation (PLC, robotics)
- Building control (lift)
- Transportation (mobile machine, military)
- Medical (Infusion pump, stairs)




Figure 1. FS6407/FS6408 simplified application diagram - buck boost configuration



^{*} This document contains certain information on a new product. Specifications and information herein are subject to change without notice.




Figure 2. Simplified application diagram - buck configuration, V_{AUX} not used, V_{CCA} = 100 mA

1 Orderable parts

Table 1. Orderable part variations

Part number	Temperature (T _A)	Package	CAN	Vcore	Notes
MC34FS6407NAE	-40 °C to 125 °C	48-pin LQFP exposed pad	1	0.8 A	(1)
MC34FS6408NAE	40 0 10 123 0		1	1.5 A	

Notes

1. To order parts in Tape & Reel, add the R2 suffix to the part number.

2 Internal block diagram




Figure 3. FS6407/FS6408 simplified internal block diagram

3 Pin connections

3.1 Pinout diagram for FS6407/FS6408




Figure 4. FS6407/FS6408 pinout

3.2 Pin definitions

A functional description of each pin can be found in the functional pin description section beginning on page 22.

Table 2. FS6407/FS6408 pin definition

Pin Number	Pin Name	Туре	Definition
1	VSUP1	A_IN	Power supply of the device. An external reverse battery protection diode in series is mandatory
2	VSUP2	A_IN	Second power supply. Protected by the external reverse battery protection diode used for VSUP1. VSUP1 and VSUP2 must be connected together externally.
3	VSENSE	A_IN	Sensing of the battery voltage. Must be connected prior to the reverse battery protection diode.
4	VSUP3	A_IN	Third power supply dedicated to the device supply. Protected by the external reverse battery protection diode used for VSUP1. Must be connected between the reverse protection diode and the input PI filter.
5, 22, 23	NC	N/A	Not connected. Pins must be left open.
6	GND_COM	GND	Dedicated ground for CAN
7	CAN_5V	A_OUT	Output voltage for the embedded CAN interface
8	CANH	A_IN/OUT	HSCAN output High
9	CANL	A_IN/OUT	HSCAN output Low

Table 2. FS6407/FS6408 pin definition (continued)

Pin Number	Pin Name	Туре	Definition
10 11	IO_4:5	D_IN A_OUT	Can be used as digital input (load dump proof) with wake-up capability or as an output gate driver Digital input: Pin status can be read through the SPI. Can be used to monitor error signals from another IC for safety purposes. Wake-up capability: Can be selectable to wake-up on a rising or falling edge, or on a transition Output gate driver: Can drive a logic level low-side NMOS transistor. Controlled by the SPI.
12 13	IO_0:1	A_IN D_IN	Can be used as analog or digital input (load dump proof) with wake-up capability (selectable) Analog input: Pin status can be read through the MUX output pin Digital input: Pin status can be read through the SPI. Can be used to monitor error signals from another IC for safety purposes Wake-up capability: Can be selectable to wake-up on a rising or falling edge, or on a transition Rk: For safety purposes, IO_1 can also be used to monitor the middle point of a redundant resistor bridge connected on V _{CORE} (in parallel to the one used to set the Vcore voltage).
14	FS0B	D_OUT	Output of the safety block (active low). The pin is asserted low at start-up and when a fault condition is detected. Open drain structure.
15	DEBUG	D_IN	Debug mode entry input
16	AGND	GROUND	Analog ground connection
17	MUX_OUT	A_OUT	Multiplexed output to be connected to an MCU ADC input. Selection of the analog parameter is available at MUX-OUT through the SPI.
18 19	IO_2:3	D_IN	Digital input pin with wake-up capability (logic level compatible) Digital INPUT: Pin status can be read through the SPI. Can be used to monitor error signals from MCU for safety purposes. Wake-up capability: Can be selectable to wake-up on a rising or falling edge, or on a transition.
20	TXD	D_IN	Transceiver input from the MCU which controls the state of the HSCAN bus. Internal pull-up to VDDIO. Internal pull-up to VDDIO.
21	RXD	D_OUT	Receiver output which reports the state of the HSCAN bus to the MCU
24	RSTB	D_OUT	This output is asserted low when the safety block reports a failure. The main function is to reset the MCU. Reset input voltage is also monitored in order to detect external reset and fault condition. Open drain structure.
25	MISO	D_OUT	SPI bus. Master Input Slave Output
26	MOSI	D_IN	SPI bus. Master Output Slave Input
27	SCLK	D_IN	SPI Bus. Serial clock
28	NCS	D_IN	No Chip Select (Active low)
29	INTB	D_OUT	This output pin generates a low pulse when an Interrupt condition occurs. Pulse duration is configurable. Internal pull-up to VDDIO.
30	VDDIO	A_IN	Input voltage for MISO output buffer. Allows voltage compatibility with MCU I/Os.
31	SELECT	D_IN	Hardware selection pin for VAUX and VCCA output voltages
32	FB_CORE	A_IN	VCORE voltage feedback. Input of the error amplifier.
33	COMP_CORE	A_IN	Compensation network. Output of the error amplifier.
34	VCORE_SNS	A_IN	VCORE output voltage sense
35	SW_CORE	A_IN	VCORE switching point
36	BOOT_CORE	A_IN/OUT	Bootstrap capacitor for VCORE internal NMOS gate drive
37	VPRE	A_OUT	VPRE output voltage
38	VAUX	A_OUT	VAUX output voltage. External PNP ballast transistor. Collector connection
39	VAUX_B	A_OUT	VAUX voltage regulator. External PNP ballast transistor. Base connection
40	VAUX_E	A_OUT	VAUX voltage regulator. External PNP ballast transistor. Emitter connection
41	VCCA_E	A_OUT	VCCA voltage regulator. External PNP ballast transistor. Emitter connection
42	VCCA_B	A_OUT	VCCA voltage regulator. External PNP ballast transistor. Base connection

Table 2. FS6407/FS6408 pin definition (continued)

Pin Number	Pin Name	Туре	Definition
43	VCCA	A_OUT	VCCA output voltage. External PNP ballast transistor. Collector connection
44	GATE_LS	A_OUT	Low-side MOSFET gate drive for "Non-inverting Buck-boost" configuration
45	DGND	GROUND	Digital ground connection
46	BOOT_PRE	A_IN/OUT	Bootstrap capacitor for the VPRE internal NMOS gate drive
47	SW_PRE2	A_IN	Second pre-regulator switching point
48	SW_PRE1	A_IN	First pre-regulator switching point

4 General product characteristics

4.1 Maximum ratings

Table 3. Maximum ratings

All voltages are with respect to ground, unless otherwise specified. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Ratings	Ratings Value		Notes
Electrical ratings			l	
V _{SUP1/2/3}	DC Voltage at Power Supply Pins	-1.0 to 40	V	(2)
V _{SENSE}	DC Voltage at Battery Sense Pin	-14 to 40	V	
V _{SW1,2}	DC Voltage at SW_PRE1 and SW_PRE2 Pins	-1.0 to 40	V	
V _{PRE}	DC Voltage at VPRE Pin	-0.3 to 8	V	
V _{GATE_LS}	DC Voltage at Gate_LS pin	-0.3 to 8	V	
V _{BOOT_PRE}	DC Voltage at BOOT_PRE pin	-1.0 to 50	V	
V _{SW_CORE}	DC Voltage at SW_CORE pin	-1.0 to 8.0	V	
V _{CORE_SNS}	DC Voltage at VCORE_SNS pin	0.0 to 8.0	V	
V _{BOOT_CORE}	DC Voltage at BOOT_CORE pin	0.0 to 15	V	
V _{FB_CORE}	DC Voltage at FB_CORE pin	-0.3 to 2.5	V	
V _{COMP_CORE}	DC Voltage at COMP_CORE pin	-0.3 to 2.5	V	
V _{AUX_E,B}	DC Voltage at VAUX_E, VAUX_B pin	-0.3 to 40	V	
V _{AUX}	DC Voltage at VAUX pin	-2.0 to 40	V	
V _{CCA_B,E}	DC Voltage at VCCA_B, VCCA_E pin	-0.3 to 8.0	V	
V _{CCA}	DC Voltage at VCCA pin	-0.3 to 8.0	V	
V _{DDIO}	DC Voltage at VDDIO	-0.3 to 8.0	V	
V _{FS0}	DC Voltage at FS0B (with ext R mandatory)	-0.3 to 40	V	
V _{DEBUG}	DC Voltage at DEBUG	-0.3 to 40	V	
V _{IO_0,1,4,5}	DC Voltage at IO_0:1; 4:5 (with ext R = 5.1 kΩ in series mandatory)	-0.3 to 40	V	
V _{DIG}	DC Voltage at INTB, RSTB, MISO, MOSI, NCS, SCLK, MUX_OUT, RXD, TXD, IO_2, IO_3	-0.3 to V _{DDIO} +0.3	V	
V _{SELECT}	DC Voltage at SELECT	-0.3 to 8.0	V	
V _{BUS_CAN}	DC Voltage on CANL, CANH	-27 to 40	V	
V _{CAN_5V}	DC Voltage on CAN_5 V	-0.3 to 8.0	V	
I_IO _{0, 1, 4, 5}	IOs Maximum Current Capability(IO_0, IO_1, IO_4, IO_5)	-5.0 to 5.0	mA	

Notes

^{2.} All V_{SUPS} ($V_{SUP1/2/3}$) must be connected to the same supply (Figure 49)

Table 3. Maximum ratings (continued)

All voltages are with respect to ground, unless otherwise specified. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Ratings	Value	Unit	Notes
	ESD Voltage			
	Human Body Model (JESD22/A114) - 100 pF, 1.5 kΩ			
V _{ESD-HBM1}	All pins (ESD Class 2)	±2.0	kV	
$V_{ESD-HBM2}$	 VSUP1,VSUP2, VSUP3, VSENSE, VAUX, IO_0:1, IO_4:5,FS0B, DEBUG 	±4.0	kV	
	(ESD Class 3A)	±6.0	kV	
V _{ESD-HBM3}	CANH, CANL (ESD Class 3A)	10.0	N.V	
	Charge Device Model (JESD22/C101):	±500	V	
V _{ESD-CDM1}	All Pins (ESD Class 2)	±750	V	
V _{ESD-CDM2}	Corner Pins (ESD Class 2)	±130	V	
	System level ESD (Gun Test)			(3)
	 VSUP1, VSUP2, VSUP3, VSENSE, VAUX, IO_0:1, IO_4:5, FS0B 	±8.0	kV	(3)
V _{ESD-GUN1}	330 Ω / 150 pF Unpowered According to IEC61000-4-2:		kV kV	
V _{ESD-GUN2}	330 Ω / 150 pF Unpowered According to OEM CAN, FLexray Conformance	±8.0	kV kV	
V _{ESD-GUN3}	2.0 kΩ / 150 pF Unpowered According to ISO10605.2008	±8.0		
V _{ESD-GUN4}	2.0 kΩ / 330 pF Powered According to ISO10605.2008	±8.0	kV	
200 00111	CANH, CANL	. 45.0	137	
V _{ESD-GUN5}	330 Ω / 150 pF Unpowered According to IEC61000-4-2:	±15.0	kV	
V _{ESD-GUN6}	330 Ω / 150 pF Unpowered According to OEM CAN, FLexray Conformance	±12.0	kV	
V _{ESD-GUN7}	2.0 kΩ / 150 pF Unpowered According to ISO10605.2008	±15.0	kV	
V _{ESD-GUN8}	2.0 kΩ / 330 pF Powered According to ISO10605.2008	±15.0	kV	

Thermal ratings

T _A	Ambient Temperature	-40 to 125	°C	
T _J	Junction Temperature	-40 to 150	°C	
T _{STG}	Storage Temperature	-55 to 150	°C	

Thermal resistance

$R_{ heta JA}$	Thermal Resistance Junction to Ambient	30	°C/W	(4)
$R_{\theta JCTOP}$	Thermal Resistance Junction to Case Top	24.2	°C/W	(5)
$R_{\theta JCBOTTOM}$	Thermal Resistance Junction to Case Bottom	0.9	°C/W	(6)

Notes

- 3. Compared to AGND.
- 4. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC 883 Method 1012.1).
- 6. Thermal resistance between the die and the solder par on the bottom of the packaged based on simulation without any interface resistance.

Static electrical characteristics 4.2

Table 4. Operating range

 T_{CASE} = -40 °C to 125 °C, unless otherwise specified. V_{SUP} = $V_{SUP_UV_L}$ to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
Power supply						
I _{SUP123}	Power Supply Current in Normal Mode (V _{SUP} > V _{SUP_UV_7})	2.0	_	13.0	mA	
I _{SUP3}	Power Supply Current for VSUP3 in Normal Mode ($V_{SUP} > V_{SUP_UV_7}$)	-	3.5	5.0	mA	
I _{SUP_LPOFF1}	Power Supply Current in LPOFF (V _{SUP} = 14 V at T _A = 25 °C)	-	32	_	μΑ	
I _{SUP_LPOFF2}	Power Supply Current in LPOFF (V _{SUP} = 18 V at T _A = 80 °C)	-	42	60	μΑ	
V _{SNS_UV}	Power Supply Undervoltage Warning	-	8.5	_	V	
V _{SNS_UV_HYST}	Power Supply Undervoltage Warning Hysteresis	0.1	_	_	V	
V _{SUP_UV_7}	Power Supply Undervoltage Lockout (power-up)	7.0	_	8.0	V	
V _{SUP_UV_5}	Power Supply Undervoltage Lockout (power-up)	-	_	5.6	V	
V _{SUP_UV_L}	Power Supply Undervoltage Lockout (falling - Boost config.)	-	_	2.7	V	
V _{SUP_UV_L_B}	Power Supply Undervoltage Lockout (falling - Buck config.)	_	-	4.6	V	(7)
V _{SUP_UV_HYST}	Power Supply Undervoltage Lockout Hysteresis	_	0.1	_	V	(8)

V_{PRE} voltage pre-regulator

V _{PRE}	V _{PRE} Output Voltage • Buck mode (V _{SUP} > V _{SUP_UV_7}) • Buck mode (V _{SUP_UV_7} ≥ V _{SUP} ≥ 4.6 V) • Boost mode (V _{SUP} ≥ 2.7 V)	6.25 V _{PRE_UV_4} P3 6.0	- V _{SUP} - R _{DSON_PR} E * I _{PRE} -	6.75 - 7.0	V	
IPRE	$\begin{split} &V_{PRE} \; Maximum \; Output \; Current \; Capability \\ &\bullet \; Buck \; or \; Boost \; with \; V_{SUP} > V_{SUP \sqcup UV_{7}} \\ &\bullet \; Buck \; with \; V_{SUP \sqcup UV_{7}} \geq V_{SUP} \geq 4.6 \; V \\ &\bullet \; Boost \; with \; V_{SUP \sqcup UV_{7}} \geq V_{SUP} \geq 6.0 \; V \\ &\bullet \; Boost \; with \; 6.0 \; V \geq V_{SUP} \geq 4.0 \; V \\ &\bullet \; Boost \; with \; 4.0 \; V \geq V_{SUP} \geq 2.7 \; V \end{split}$	- 0.5 - 1.0 0.3	- - - -	1.7 1.7 1.7 - -	А	(8)
I _{PRE_LPOFF}	$\begin{split} & V_{PRE} \text{ Maximum Output Current Capability in LPOFF at low } V_{SUP} \\ & \text{voltage} \\ & \bullet \text{ Buck with } V_{SUP_UV_7} \geq V_{SUP} \geq 4.6 \text{ V} \\ & \bullet \text{ Boost with } V_{SUP_UV_7} \geq V_{SUP} \geq 6.0 \text{ V} \\ & \bullet \text{ Boost with } 6.0 \text{ V} \geq V_{SUP} \geq 4.0 \text{ V} \\ & \bullet \text{ Boost with } 4.0 \text{ V} \geq V_{SUP} \geq 2.7 \text{ V} \end{split}$	0.05 1.7 1.0 0.3	- - - -	- - - -	А	(8)
I _{PRE_LIM}	V _{PRE} Output Current Limitation	3.5	_	_	Α	
I _{PRE_OC}	V _{PRE} Overcurrent Detection Threshold (in buck mode only)	5.0	-	_	Α	
V _{PRE_UV}	V _{PRE} Undervoltage Detection Threshold (Falling)	5.5	_	6.0	V	

Notes

- 7. $V_{SUP_UV_L_B} = V_{PRE_UV_4P3} + R_{DSON_PRE} * I_{PRE}$
- 8. Guaranteed by design

 T_{CASE} = -40 °C to 125 °C, unless otherwise specified. V_{SUP} = $V_{SUP_UV_L}$ to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
V _{PRE} voltage pre-	regulator (continued)				<u> </u>	
V _{PRE_UV_HYST}	V _{PRE} Undervoltage Hysteresis	0.05	-	0.15	V	(9)
V _{PRE_UV_4P3}	V _{PRE} Shut-off Threshold (Falling - buck and buck/boost)	4.2	-	4.5	V	
V _{PRE_UV_4P3_} HYST	V _{PRE} Shut-off Hysteresis	0.05	-	0.15	V	(9)
R _{DSON_PRE}	V _{PRE} Pass Transistor On Resistance	_	_	200	mΩ	
L _{IR_VPRE}	V _{PRE} Line Regulation	_	20	-	mV	(9)
LOR _{VPRE_BUCK}	V _{PRE} Load Regulation for C _{OUT} = 57 μF • I _{PRE} from 50 mA to 2.0 A - Buck mode	-	100	-	mV	(9)
LOR _{VPRE_BOOST}	V _{PRE} Load Regulation for C _{OUT} = 57 μF • I _{PRE} from 50 mA to 2.0 A - Boost mode	_	500	_	mV	(9)
V _{PRE_LL_H} V _{PRE_LL_L}	V _{PRE} Pulse Skipping Thresholds	_ _	200 180	_ _	mV	
T _{WARN_PRE}	V _{PRE} Thermal Warning Threshold	_	105	_	°C	
T _{SD_PRE}	V _{PRE} Thermal Shutdown Threshold	160	_	_	°C	
T _{SD_PRE_HYST}	V _{PRE} Thermal Shutdown Hysteresis	_	10	_	°C	(9)
V _{G_LS_OH}	LS Gate Driver High Output Voltage (I _{OUT} = 50 mA)	V _{PRE} -1	-	V _{PRE}	V	
$V_{G_LS_OL}$	LS Gate driver Low Level (I _{OUT} = 50 mA)	_	_	0.5	V	
V _{core} voltage regu	ulator					
V_{CORE_FB}	V _{CORE} Feedback Input Voltage	0.784	8.0	0.816	V	
I _{CORE}	V _{CORE} Output Current Capability in Normal Mode • FS6407N • FS6408N		_ _	0.8 1.5	А	
I _{CORE_LIM}	V _{CORE} Output Current Limitation • FS6407N • FS6408N	1 1.8	_ _	2 3.5	А	
R _{DSON_CORE}	V _{CORE} Pass Transistor On Resistance	_	_	200	mΩ	
LOR _{VCORE_1.2}	V _{CORE} Transient Load regulation - 1.2 V range	-60	-	60	mV	(9), (10)
LOR _{VCORE_3.3}	V _{CORE} Transient Load regulation - 3.3 V range	-100	-	100	mV	(9), (10)
V _{CORE_LL_} H V _{CORE_LL_} L	V _{CORE} Pulse Skipping Thresholds	_ _	180 160	_ _	mV	
T _{WARN_CORE}	V _{CORE} Thermal Warning Threshold	-	105	-	°C	
T _{SD_CORE}	V _{CORE} Thermal Shutdown Threshold	160	_	_	°C	
T _{SD_CORE_HYST}	V _{CORE} Thermal Shutdown Hysteresis	_	10	_	°C	(9)

Notes

^{9.} Guaranteed by design

^{10.} C_{OUT} = 40 μF , I_{CORE} = 10 mA to 1.5 A, $dI_{CORE}/dt \leq$ 2.0 A/ μs

 T_{CASE} = -40 °C to 125 °C, unless otherwise specified. V_{SUP} = $V_{SUP_UV_L}$ to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
V _{CCA} voltage regu	ulator		<u> </u>	1	I.	
Vcca	V _{CCA} Output Voltage • 5.0 V config. with Internal ballast at 100 mA • 5.0 V config with external ballast at 200 mA • 5.0 V config with external ballast at 300 mA • 3.3 V config with Internal ballast at 100 mA • 3.3 V config with external ballast at 200 mA • 3.3 V config with external ballast at 300 mA	4.95 4.9 4.85 3.2505 3.234 3.201	5.0 5.0 5.0 3.3 3.3	5.05 5.1 5.15 3.3495 3.366 3.399	V	(11)
I _{CCA_IN}	V _{CCA} Output Current (int. MOSFET)	_	-	100	mA	
I _{CCA_OUT}	V _{CCA} Output Current (external PNP)	_	_	300	mA	
I _{CCA_LIM_INT}	V _{CCA} Output Current Limitation (int. MOSFET)	100	_	675	mA	
I _{CCA_LIM_OUT}	V _{CCA} Output Current Limitation (external PNP)	300	_	675	mA	
I _{CCA_LIM_FB}	V _{CCA} Output Current Limitation Foldback	80	_	200	mA	
V _{CCA_LIM_FB}	V _{CCA} Output Voltage Foldback Threshold	0.5	_	1.1	V	
V _{CCA_LIM_HYST}	V _{CCA} Output Voltage Foldback Hysteresis	0.03	_	0.3	V	
ICCA_BASE_SC ICCA_BASE_SK	V _{CCA} Base Current Capability	_ 20	- -	30 -	mA	
T _{WARN_CCA}	V _{CCA} Thermal Warning Threshold (int. MOSFET only)	_	105	-	°C	
TSD _{CCA}	V _{CCA} Thermal Shutdown Threshold (int. MOSFET only)	160	_	-	°C	
TSD _{CCA_HYST}	V _{CCA} Thermal Shutdown Hysteresis	_	10	-	°C	(12)
LORT _{VCCA}	V _{CCA} Transient Load Regulation • I _{CCA} = 10 mA to 100 mA (internal MOSFET) • I _{CCA} = 10 mA to 300 mA (external ballast)	-	-	1.0	%	(12)

Notes

- External PNP gain within 150 to 450 11.
- Guaranteed by design.

 T_{CASE} = -40 °C to 125 °C, unless otherwise specified. V_{SUP} = $V_{SUP_UV_L}$ to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
Vaux voltage regi	ulator					
V _{AUX_5}	V _{AUX} Output Voltage (5.0 V configuration)	4.85	5.0	5.15	V	
V _{AUX_33}	V _{AUX} Output Voltage (3.3 V configuration)	3.2	3.3	3.4	V	
V _{AUX_TRK}	V _{AUX} Tracking Error (V _{AUX_5} and V _{AUX_33})	-15	-	+15	mV	
I _{AUX_OUT}	V _{AUX} Output Current	-	-	300	mA	
I _{AUX_LIM}	V _{AUX} Output Current Limitation	300	-	700	mA	
I _{AUX_LIM_FB}	V _{AUX} Output Current Limitation Foldback	100	-	530	mA	
V _{AUX_LIM_FB}	V _{AUX} Output Voltage Foldback Threshold	0.5	-	1.1	V	
V _{AUX_LIM_HYST}	V _{AUX} Output Voltage Foldback Hysteresis	0.03	-	0.3	V	
I _{AUX_BASE_SC} I _{AUX_BASE_SK}	V _{AUX} Base Current Capability	- 7.0	- -	-7.0 -	mA	
TSD _{AUX}	V _{AUX} Thermal Shutdown Threshold	160	-	-	°C	
TSD _{AUX_HYST}	V _{AUX} Thermal Shutdown Hysteresis	_	10	-	°C	(13)
LOR _{VAUX}	V _{AUX} Static Load Regulation (I _{AUX_OUT} = 10 mA to 300 mA)	-	15	-	mV	(13)
LORT _{VAUX}	V _{AUX} Transient Load Regulation • I _{AUX_OUT} = 10 mA to 300 mA	-	-	1.0	%	(13)
CAN_5V voltage i	regulator					
V _{CAN}	V _{CAN} Output Voltage V _{SUP} > 6.0 V in Buck mode V _{SUP} > V _{SUP_UV_L} in Boost mode	4.8	5.0	5.2	V	
I _{CAN_OUT}	V _{CAN} Output Current	_	_	100	mA	
I _{CAN_LIM}	V _{CAN} Output Current Limitation	100	-	250	mA	
TSD _{CAN}	V _{CAN} Thermal Shutdown Threshold	160	-	_	°C	
TSD _{CAN_HYST}	V _{CAN} Thermal Shutdown Hysteresis	_	10	-	°C	(13)
V _{CAN_UV}	V _{CAN} Undervoltage Detection Threshold	4.25	-	4.8	V	
V _{CAN_UV_HYST}	V _{CAN} Undervoltage Hysteresis	0.07	-	0.22	V	
V _{CAN_OV}	V _{CAN} Overvoltage Detection Threshold	5.2	-	5.55	V	
V _{CAN_OV_HYST}	V _{CAN} Overvoltage Hysteresis	0.07	_	0.22	V	
LOR _{VCAN}	V _{CAN} Load Regulation (from 0 to 50 mA)	-	100	-	mV	(13)

Notes

Guaranteed by design.

 T_{CASE} = -40 °C to 125 °C, unless otherwise specified. V_{SUP} = $V_{SUP_UV_L}$ to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
Fail-safe machine	voltage supervisor				<u>I</u>	
V _{PRE_OV}	V _{PRE} Overvoltage Detection Threshold	7.2	_	8.0	V	
V _{PRE_OV_HYST}	RE_OV_HYST V _{PRE} Overvoltage Hysteresis		0.1	-	V	(14)
V _{CORE_FB_UV}	V _{CORE} FB Undervoltage Detection Threshold	0.67	_	0.773	V	
V _{CORE_FB_UV_D}	V _{CORE} FB Undervoltage Detection Threshold - Degraded mode	0.45	_	0.58	V	
V _{CORE_FB_UV_} HYST	V _{CORE} FB Undervoltage Hysteresis	10	_	27	mV	(14)
V _{CORE_FB_OV}	V _{CORE} FB Overvoltage Detection Threshold	0.84	_	0.905	V	
V _{CORE_FB_OV_HYS}	V _{CORE} FB Overvoltage Hysteresis	10	-	30	mV	(14)
V _{CORE_FB_DRIFT}	V _{CORE_FB} Drift versus IO_1	50	100	150	mV	
I _{PD_CORE}	V _{CORE} Internal Pull-down Current (active when V _{CORE} is enabled)	5.0	12	25	mA	
V _{CCA_UV_5}	V _{CCA} Undervoltage Detection Threshold (5.0 V config)	4.5	-	4.75	V	
V _{CCA_UV_5D}	V _{CCA} Undervoltage Detection Threshold (Degraded 5.0 V)	3.0	_	3.2	V	
V _{CCA_UV_33}	V _{CCA} Undervoltage Detection Threshold (3.3 V config)	3.0	_	3.2	V	
V _{CCA_UV_HYST}	V _{CCA} Undervoltage Hysteresis	-	0.07	-	V	(14)
V _{CCA_OV_5}	V _{CCA} Overvoltage Detection Threshold (5.0 V config)	5.25	_	5.5	V	
V _{CCA_OV_33}	V _{CCA} Overvoltage Detection Threshold (3.3 V config)	3.4	_	3.6	V	
V _{CCA_OV_HYST}	V _{CCA} Overvoltage Hysteresis	-	0.15	-	V	(14)
R _{PD_CCA}	V _{CCA} Internal Pull-down Resistor (active when V _{CCA} is disabled)	50	_	160	Ω	
V _{AUX_UV_5}	V _{AUX} Undervoltage Detection Threshold (5.0 V config)	4.5	_	4.75	V	
V _{AUX_UV_5D}	V _{AUX} Undervoltage Detection Threshold (Degraded 5.0 V)	3.0	_	3.2	V	
V _{AUX_UV_33}	V _{AUX} Undervoltage Detection Threshold (3.3 V config)	3.0	_	3.2	V	
V _{AUX_UV_HYST}	V _{AUX} Undervoltage Hysteresis	-	0.07	_	V	(14)
V _{AUX_OV_5}	V _{AUX} Overvoltage Detection Threshold (5.0 V config)	5.25	_	5.5	V	
V _{AUX_OV_33}	V _{AUX} Overvoltage Detection Threshold (3.3 V config)	3.4	_	3.6	V	
V _{AUX_OV_HYST}	V _{AUX} Overvoltage Hysteresis	_	0.07	-	V	(14)
R _{PD_AUX}	V _{AUX} Internal Pull-down Resistor (active when V _{AUX} is disabled)	50	_	170	Ω	

Notes

Guaranteed by design. 14.

 T_{CASE} = -40 °C to 125 °C, unless otherwise specified. V_{SUP} = $V_{SUP_UV_L}$ to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
ail-safe outputs					1	
V _{RSTB_OL}	Reset Low Output Level (I_RSTB = 2.0 mA and 2.0 V < V _{SUP} < 40 V)	-	_	0.5	V	(15)
I _{RSTB_LIM}	Reset Output Current Limitation	12	_	25	mA	
V _{RSTB_IL}	External Reset Detection Threshold (falling)	1.0	_	_	V	
V _{RSTB_IH}	External Reset Detection Threshold (rising)	-	_	2.0	V	
V _{RSTB_IN_HYST}	External Reset Input Hysteresis	0.2	-	-	V	
V _{FS0B_OL}	FS0B Low Output Level (I_FS0b = 2.0 mA)	-	-	0.5	V	
I _{FS0B_LK}	FS0B Input Current Leakage (V _{FS0B} = 28 V)	-	_	1.0	μA	
I _{FS0B_LIM}	FS0B Output Current Limitation	6.0	_	12	mA	
igital input	1				1	-1
V _{IO_IH}	Digital High Input voltage level (IO_0:1, IO_4:5) • Min Limit = 2.7 V at V _{SUP} = 40 V	2.6	-	_	V	
V _{IO23_IH}	Digital High Input voltage level (IO_2, IO_3)	2.0	_	_	V	
V _{IO_IL}	Digital Low Input voltage Level (IO_0:1; IO_4:5)	-	_	2.1	V	
V _{IO_HYST}	Input Voltage Hysteresis (IO_0:1, IO_4:5)	50	120	500	mV	(16)
V _{IO23_IL}	Digital Low Input voltage Level (IO_2, IO_3)	-	-	0.9	V	
V _{IO23_HYST}	Input Voltage Hysteresis (IO_2, IO_3)	200	450	700	mV	(16)
I _{IO_IN_0:1}	Input Current for IO_0:1	-5.0	_	100	μΑ	
I _{IO_IN_1}	Input Current for IO_1 when used for FB_Core monitoring	-1.0	-	1.0	μΑ	
I _{IO_IN_2:5}	Input Current for IO_2:5	-5.0	_	5.0	μA	
I _{IO_IN_LPOFF}	Input Current for IO_0:5 in LPOFF	-1.0	_	1.0	μA	
utput gate drive	r	<u>'</u>		•	•	II.
V _{IO_OH}	High Output Level at I _{IO_OUT} = -2.5 mA	V _{PRE} - 1.5	_	V_{PRE}	V	
V _{IO_OL}	Low Output Level at I _{IO_OUT} = +2.5 mA	0.0	_	1.0	V	
V _{IO_OUT_} SK V _{IO_OUT_} SC	Output Current Capability	2.5 -	- -	- -2.5	mA	
nalog multiplexe	er			•	•	•
V _{AMUX_REF1}	Internal Voltage Reference with 6.0 V < V _{SUP} < 19 V	2.475	2.5	2.525	V	
V _{AMUX_REF2}	Internal Voltage Reference with $V_{SUP} \le 6.0 \text{ V}$ or $V_{SUP} \ge 19 \text{ V}$	2.468	2.5	2.532	V	
V _{AMUX_TP_CO}	Internal Temperature sensor coefficient	-	9.9	_	mV/°C	(16)
V _{AMUX_TP}	Temperature Sensor MUX_OUT output voltage (at T _J =165°C)	2.08	2.15	2.22	V	

Notes

For V_{SUP} < 2.0 V, all supplies are already off and external pull-up on RSTB (e.g V_{CORE} or V_{CCA}) pulls the line down. 15.

^{16.} Guaranteed by design.

 T_{CASE} = -40 °C to 125 °C, unless otherwise specified. V_{SUP} = $V_{SUP_UV_L}$ to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
Interrupt				1		_1
V _{INTB_OL}	Low Output Level (I _{INT} = 2.5 mA)	_	-	0.5	V	
R _{PU_INT}	Internal Pull-up Resistor (connected to VDDIO)	-	10	-	ΚΩ	
I _{INT_LK}	Input Leakage Current	-	-	1	μΑ	
CAN transceiver		l l				
CAN logic input p	in (TXD)					
V_{TXD_IH}	TXD High Input Threshold	0.7 x V _{DDIO}	-	-	V	
V_{TXD_IL}	TXD Low Input Threshold	_	-	0.3 x V _{DDIO}	V	
TXD _{PULL-UP}	TXD Main Device Pull-up	20	33	50	ΚΩ	
TXD _{LK}	TXD Input Leakage Current, V _{TXD} = V _{DDIO}	-1.0	-	1.0	μΑ	
CAN logic output	pin (RXD)	1		-		
V _{RXD_OL1}	Low Level Output Voltage (I _{RXD} = 250 μA)	_	-	0.4	V	
V _{RXD_OL2}	Low Level Output Voltage (I _{RXD} = 1.5 mA)	-	_	0.9	V	
VOUT _{HIGH}	High Level Output Voltage (I _{RXD} = -250 μA, V _{DDIO} = 3.0 V to 5.5 V)	V _{DDIO} - 0.4V	-	-	V	
CAN Output pins	(CANH, CANL)	1		1		
V _{DIFF_COM_MODE}	Differential Input Comparator Common Mode Range	-12	-	12	V	
V _{IN_DIFF_SLEEP}	Differential Input Voltage Threshold in Sleep Mode	0.5	_	0.9	V	
V _{IN_HYST}	Differential Input Hysteresis (in TX, RX mode)	50	-	-	mV	
R _{IN_CHCL}	CANH, CANL Input Resistance	5.0	-	50	kΩ	
R _{IN_DIFF}	CAN Differential Input Resistance	10	-	100	kΩ	
R _{IN_MATCH}	Input Resistance Matching	-3.0	-	3.0	%	
V_{CANH}	CANH Output Voltage (45 Ω < R _{BUS} < 65 Ω) • TX dominant state • TX recessive state	2.75 2.0	_ 2.5	4.5 3.0	V	
V_{CANL}	CANL Output Voltage (45 Ω < R _{BUS} < 65 Ω) • TX dominant state • TX recessive state	0.5 2.0	_ 2.5	2.25 3.0	V	
V _{CAN_SYM}	CAN dominant voltage symmetry (V _{CANL} + V _{CANH})	4.5	5	5.5	V	
V _{OH} -V _{OL}	Differential Output Voltage • TX dominant state (45 Ω < R _{BUS} < 65 Ω) • TX recessive state	1.5 -50	2.0 0.0	3.0 50	V mV	
I _{CANL-SK}	CANL Sink Current Under Short-circuit Condition (V _{CANL} ≤ 12 V, CANL driver ON, TXD low)	40	-	100	mA	
I _{CANH-SC}	CANH Source Current Under Short-circuit Condition (V _{CANH} = -2.0 V, CANH driver ON, TXD low)	-100	-	-40	mA	
R _{INSLEEP}	CANH, CANL Input Resistance Device Supplied and in CAN Sleep Mode	5.0	-	50	kΩ	

 T_{CASE} = -40 °C to 125 °C, unless otherwise specified. V_{SUP} = $V_{SUP_UV_L}$ to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
AN output pins	(CANH, CANL) (continued)					
V _{CANLP}	CANL, CANH Output Voltage in Sleep Modes. No termination load.	-0.1	0.0	0.1	V	
I _{CAN}	CANH, CANL Input Current, Device Unsupplied, (V _{CANH} , V _{CANL} =5.0V) V _{SUP} and V _{CAN} connected to GND V _{SUP} and V _{CAN} connected to GND via 47k resistor	-10 -10	- -	10 10	μA μA	(17)
T _{OT}	Overtemperature Detection	160	-	-	°C	
T _{HYST}	Overtemperature Hysteresis	-	-	20	°C	
gital interface				•		
MISO _H	High Output Level on MISO (I _{MISO} = 1.5 mA)	V _{DDIO} - 0.4	_	-	V	
MISO _L	Low Output Level on MISO (I _{MISO} = 2.0 mA)	-	_	0.4	V	
I _{MISO}	Tri-state Leakage Current (V _{DDIO} = 5.0 V)	-5.0	_	5.0	μA	
V_{DDIO}	Supply Voltage for MISO Output Buffer	3.0	_	5.5	V	
IV_{DDIO}	Current consumption on VDDIO	-	1.0	3.0	mA	
SPI _{LK}	SCLK, NCS, MOSI Input Current	-1.0	-	1.0	μA	
V _{SPI_IH}	SCLK, NCS, MOSI High Input Threshold	2.0	-	-	V	
R _{SPI}	NCS, MOSI Internal Pull-up (pull-up to VDDIO)	200	400	800	ΚΩ	
V _{SPI_IL}	SCLK, NCS, MOSI Low Input Threshold	-	_	0.8	V	
ebug		<u>. </u>			1	1
V _{DEBUG_IL}	Low Input Voltage Threshold	2.1	2.35	2.6	V	
V _{DEBUG_IH}	High Input Voltage Threshold	4.35	4.6	4.97	V	
I _{DEBUG_LK}	Input Leakage Current	-10	_	10	μA	

Notes

^{17.} Guaranteed by design and characterization.

4.3 Dynamic electrical characteristics

Table 5. Dynamic electrical characteristics

 T_{CASE} = -40 °C to 125 °C, unless otherwise specified. V_{SUP} = $V_{SUP_UV_L}$ to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
Digital interface	timing	ı		1		1
f _{SPI}	SPI Operation Frequency (50% DC)	0.5	_	8.0	MHz	
t _{MISO_TRANS}	MISO Transition Speed, 20 - 80% • V _{DDIO} = 5.0 V, C _{LOAD} = 50 pF • V _{DDIO} = 5.0 V, C _{LOAD} = 150 pF	5.0 5.0	_ _	30 50	ns	
t _{CLH}	Minimum Time SCLK = HIGH	62	_	_	ns	
t _{CLL}	Minimum Time SCLK = LOW	62	-	_	ns	
t _{PCLD}	Propagation Delay (SCLK to data at 10% of MISO rising edge)	-	-	30	ns	
t _{CSDV}	NCS = LOW to Data at MISO Active	-	-	75	ns	
t _{SCLCH}	SCLK Low Before NCS Low (setup time SCLK to NCS change H/L)	75	-	-	ns	
t _{HCLCL}	SCLK Change L/H after NCS = low	75	-	_	ns	
t _{SCLD}	SDI Input Setup Time (SCLK change H/L after MOSI data valid)	40	-	_	ns	
t _{HCLD}	SDI Input Hold Time (MOSI data hold after SCLK change H/L)	40	-	_	ns	
t _{SCLCL}	SCLK Low Before NCS High	100	-	_	ns	
t _{HCLCH}	SCLK High After NCS High	100	-	-	ns	
t _{PCHD}	NCS L/H to MISO at High-impedance	-	-	75	ns	
t _{ONNCS}	NCS Min. High Time	500	-	-	ns	
t _{NCS_MIN}	NCS Filter Time	10	-	40	ns	




Figure 5. SPI timing diagram




Figure 6. Register access restriction

Table 5. Dynamic electrical characteristics (continued)

 T_{CASE} = -40 °C to 125 °C, unless otherwise specified. V_{SUP} = $V_{SUP_UV_L}$ to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
CAN dynamic cha	rracteristics		1	1	1	<u>-I</u>
t _{DOUT}	TXD Dominant State Timeout	0.8	_	5.0	ms	
t _{DOM} Bus Dominant Clamping Detection		0.8	-	5.0	ms	
t _{LOOP}	Propagation Loop Delay TXD to RXD • R_{LOAD} = 120 Ω , C between CANH and CANL = 100 pF, C at RxD < 15 pF	-	-	255	ns	
t _{1PWU}	Single Pulse Wake-up Time	0.5	-	5.0	μs	
t _{3PWU}	Multiple Pulse Wake-up Time	0.5	-	1.0	μs	
t _{3PTO1}	Multiple Pulse Wake-up Timeout (120 µs bit selection)	100	120	_	μs	
t _{3PTO2}	Multiple Pulse Wake-up Timeout (360 µs bit selection)	330	360	_	μs	
t _{CAN_READY}	Delay to Enable CAN by SPI Command (NCS rising edge) to CAN to Transmit (device in normal mode and CAN interface in TX/RX mode)	-	-	100	μs	(18)
Fail-safe state ma	chine					
OSC _{FSSM}	Oscillator	405	-	495	kHz	
CLK _{FS_MIN}	Fail-safe Oscillator Monitoring	150	_	_	kHz	
t _{IC_ERR}	IO_0:5 Filter Time	4.0	-	20	μs	
t _{ACK_FS}	Acknowledgement Counter (used for IC error handling IO_1 and IO_5)	7.0	-	9.7	ms	
t_DFS_RECOVERY	IO_0 Filter Time to Recover from Deep Reset and Fail State	0.8	_	1.3	ms	
t _{IO1_DRIFT_MON}	IO_1 filter time	1.0	-	2.0	ms	
Fail-safe output					•	
t _{RSTB_FB}	RSTB Feedback Filter Time	8.0	_	15	μs	
t _{FSOB_FB}	FS0B Feedback Filter Time	8.0	_	15	μs	
t _{RSTB_BLK}	RSTB Feedback Blanking Time	180	-	320	μs	
t _{FSOB_BLK}	FS0B Feedback Blanking Time	180	-	320	μs	
t _{RSTB_POR}	Reset Delay Time (after a Power On Reset or from LPOFF)	12	15.9	23.6	ms	(19)
t _{RSTB_LG}	Reset Duration (long pulse)	8.0	-	10	ms	
t _{RSTB_ST}	Reset duration (short pulse)	1.0	-	1.3	ms	
t _{RSTB_IN}	External Reset Delay time	8.0	_	15	μs	
t _{DIAG_SC}	Fail-safe Output Diagnostic Counter (FS0B)	550	-	800	μs	
VSUP voltage sup	pply			1	1	
C _{SUP}	Minimum capacitor on Vsup	44	_	_	μF	

Notes

^{18.} For proper CAN operation, TXD must be set to high level before CAN enable by SPI, and must remain high for at least T_{CAN_READY}.

^{19.} This timing is not guaranteed in case of fault during startup phase (after Power On Reset of from LPOFF)

Table 5. Dynamic electrical characteristics (continued)

 T_{CASE} = -40 °C to 125 °C, unless otherwise specified. V_{SUP} = $V_{SUP_UV_L}$ to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
/ _{PRE} voltage pre-	regulator	1		ı	1	I.
f _{SW_PRE}	V _{PRE} Switching Frequency	412	437.5	465	kHz	
t _{SW_PRE}	V _{SW_PRE} On and Off Switching Time	-	-	30	ns	(20)
t _{PRE_SOFT}	V_{PRE} Soft Start Duration ($C_{OUT} \le 100 \mu F$)	500	-	700	μs	
t _{PRE_BLK_LIM}	V _{PRE} Current Limitation Blanking Time	200	-	600	ns	
t _{IPRE_OC}	V _{PRE} Overcurrent Filtering Time	30	-	120	ns	(20)
t _{PRE_UV}	V _{PRE} Undervoltage Filtering Time	20	_	40	μs	
t _{PRE_UV_4p3}	Vpre Shut-off Filtering Time	3.0	_	7.0	μs	
d _{IPRE/DT}	V _{PRE} Load Regulation Variation	-	_	25	A/ms	(20)
t _{PRE_WARN}	V _{PRE} Thermal Warning Filtering Time	30	_	40	μs	
t _{PRE_TSD}	V _{PRE} Thermal Detection Filtering Time	1.0	_	3.0	μs	
t _{LS_RISE/FALL}	LS Gate Voltage Switching Time (I _{OUT} = 300 mA)	_	_	50	ns	
_{sense} voltage re	gulator	· · · · · · · · · · · · · · · · · · ·				
t _{VSNS_UV}	V _{SNS} Undervoltage Filtering Time	1.0	-	3.0	μs	
_{core} voltage reg	ulator		•			· ·
t _{CORE_BLK_LIM}	V _{CORE} Current Limitation Blanking Time	20	_	40	ns	
f _{SW_CORE}	V _{CORE} Switching Frequency	2.20	2.34	2.49	MHz	
t _{SW_CORE}	V _{SW_CORE} On and Off Switching Time	6.0	_	12	ns	
V _{CORE_SOFT}	V _{CORE} Soft Start (C _{OUT} = 100 μF max)	-	-	10	V/ms	
t _{CORE_WARN}	V _{CORE} Thermal Warning Filtering Time	30	-	40	μs	
t _{CORE_TSD}	V _{CORE} Thermal Detection Filtering Time	1.0	-	3.0	μs	
/cca voltage regu	lator		•			· ·
t _{CCA_LIM}	V _{CCA} Output Current Limitation Filter Time	1.0	_	3.0	μs	
t _{CCA_LIM_OFF1}	V _{CCA} Output Current Limitation Duration	10 50	_ _	_ _	ms	
t _{CCA_WARN}	V _{CCA} Thermal Warning Filtering Time	30	-	40	μs	
t _{CCA_TSD}	V _{CCA} Thermal Detection Filter Time (int. MOSFET)	1.0	-	3.0	μs	
dl _{LOAD} /dt	V _{CCA} Load Transient	-	2.0	_	A/ms	(20)
V _{CCA_SOFT}	V _{CCA} Soft Start (5.0 V and 3.3 V)	_	_	50	V/ms	

Notes

20. Guaranteed by characterization.

Table 5. Dynamic electrical characteristics (continued)

 T_{CASE} = -40 °C to 125 °C, unless otherwise specified. V_{SUP} = $V_{SUP_UV_L}$ to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
V _{aux} voltage regu	lator					
t _{AUX_LIM}	V _{AUX} Output Current Limitation Filter Time	1.0	-	3.0	μs	
taux_LIM_OFF1 taux_LIM_OFF2	V _{AUX} Output Current Limitation Duration	10 50	_ _	_ _	ms	
t _{AUX_TSD}	V _{AUX} Thermal Detection Filter Time	1.0	_	3.0	μs	
dl _{AUX} /dt	V _{AUX} Load Transient	_	2.0	_	A/ms	(21)
V _{AUX_SOFT}	V _{AUX} Soft Start (5.0 V and 3.3 V)	_	_	50	V/ms	
CAN_5V voltage	regulator					
t _{CAN_LIM}	Output Current Limitation Filter Time	2.0	-	4.0	μs	
t _{CAN_TSD}	V _{CAN} Thermal Detection Filter Time	1.0	_	3.0	μs	
t _{CAN_UV}	V _{CAN} Undervoltage Filtering Time	4.0	-	7.0	μs	
t _{CAN_OV}	V _{CAN} Overvoltage Filtering Time	100	_	200	μs	
dl _{CAN} /dt	V _{CAN} Load Transient	-	100	_	A/ms	(21)
Fail-safe machine	voltage supervisor					1
t _{PRE_OV}	V _{PRE} Overvoltage Filtering Time	128	_	234	μs	
t _{CORE_UV}	V _{CORE} FB Undervoltage Filtering Time	4.0	_	10	μs	
t _{CORE_OV}	V _{CORE} FB Overvoltage Filtering Time	128	_	234	μs	
t _{CCA_UV}	V _{CCA} Undervoltage Filtering Time	4.0	-	10	μs	
t _{CCA_OV}	V _{CCA} Overvoltage Filtering Time	128	_	234	μs	
t _{AUX_UV}	V _{AUX} Undervoltage Filtering Time	4.0	_	10	μs	
t _{AUX_OV}	V _{AUX} Overvoltage Filtering Time	128	_	234	μs	
Digital input - mu	lti-purpose IOS					
F _{IO_IN}	Digital Input Frequency Range	0.0	_	100	kHz	
Analog multiplex	er	•	•	•	•	•
t _{MUX_READY}	SPI Selection to Data Ready to be Sampled on Mux_out • V _{DDIO} = 5.0 V, C _{MUX_OUT} = 1.0 nF	_	_	10	μs	
Interrupt		•	•	•	•	
t _{INTB_LG}	INTB Pulse Duration (long)	90	100	_	μs	
t _{INTB_ST}	INTB Pulse Duration (short)	20	25	-	μs	
Functional sate n	nachine	•	•	•	•	
t _{WU_GEN}	General Wake-up Signal Deglitch Time (for any wu signal on IOs)	60	70	80	μs	
Notes	•	•	•	•	•	

Notes

21. Guaranteed by characterization.

5 Functional pin description

5.1 Introduction

The FS6407/FS6408 is the third generation of the System Basis Chip, combining:

- High efficiency switching voltage regulator for MCU, and linear voltage regulators for integrated CAN interface, external ICs such as sensors, and accurate reference voltage for A to D converters.
- Built-in enhanced high-speed CAN interface (ISO11898-2 and -5), with local and bus failure diagnostic, protection, and Fail-safe
 operation mode.
- · Low-power mode, with ultra low-current consumption.
- Various wake-up capabilities.
- · Enhanced safety features with multiple fail-safe outputs and scheme to support SIL applications.

5.2 Power supplies (VSUP1, VSUP2, VSUP3)

VSUP1 and VSUP2 are the inputs pins for internal supply dedicated to SMPS regulators. VSUP3 is the input pin for internal voltage reference. VSUP1, 2, and 3 are robust against ISO7637 pulses. VSUP1,2, and 3 must be connected to the same supply (Figure 49).

5.3 VSENSE input (VSENSE)

This pin must be connected to the battery line (before the reverse battery protection diode), via a serial resistor. It incorporates a threshold detector to sense the battery voltage, and provide a battery early warning. It also includes a resistor divider to measure the VSENSE voltage via the MUX-OUT pin. VSENSE pin is robust against ISO7637 pulses.

5.4 Pre-regulator (VPRE)

A highly flexible SMPS pre-regulator is implemented in the FS6407/FS6408. It can be configured as a "non-inverting buck-boost converter" (<u>Figure 24</u>) or "standard buck converter" (<u>Figure 23</u>), depending on the external configuration (connection of pin GATE_LS). The configuration is detected automatically during start-up sequence.

The SMPS pre-regulator is working in current mode control and the compensation network is fully integrated in the device. The high-side switching MOSFET is also integrated to make the current control easier. The pre-regulator delivers a typical output voltage of 6.5 V, which is used internally. Current limitation, overcurrent, overvoltage, and undervoltage detectors are provided. VPRE is enabled by default.

5.5 VCORE output (from 1.2 V to 3.3 V range)

The VCORE block is an SMPS regulator. The voltage regulator is a step down DC-DC converter operating in voltage control mode. The output voltage is configurable from 1.2 V to 3.3 V range thanks to an external resistor divider connected between VCORE and the feedback pin (FB_CORE) (as example in Figure 1, Figure 2, and Figure 49).

The stability of the converter is done externally, by using the COMP_CORE pin. Current limitation, overvoltage, and undervoltage detectors are provided. VCORE can be turned ON or OFF via a SPI command, however it is not recommended to turn OFF VCORE by SPI when VCORE is configured safety critical (both overvoltage and undervoltage have an impact on RSTB and FS0B). VCORE overvoltage information disables VCORE. Diagnostics are reported in the dedicated register and generate an Interrupt. VCORE is enabled by default.

5.6 VCCA output, 5.0 V or 3.3 V selectable

The VCCA voltage regulator is used to provide an accurate voltage output (5.0 V, 3.3 V) selectable through an external resistor connected to the SELECT pin.

The VCCA output voltage regulator can be configured using an internal transistor delivering very good accuracy ($\pm 1.0\%$ for 5.0 V configuration and $\pm 1.5\%$ for 3.3 V configuration), with a limited current capability (100 mA) for an analog to digital converter, or with an external PNP transistor, giving higher current capability (up to 300 mA) with lower output voltage accuracy ($\pm 3.0\%$ for 300 mA) when using a local supply.

Current limitation, overvoltage, and undervoltage detectors are provided. VCCA can be turned ON or OFF via a SPI command, however it is not recommended to turn OFF VCCA by SPI when VCCA is configured safety critical (both overvoltage and undervoltage have an impact on RSTB and FS0B). VCCA overcurrent (with the use of external PNP only) and overvoltage information disables VCCA. Diagnostics are reported in the dedicated register and generate an Interrupt. VCCA is enabled by default.

5.7 VAUX output, 5.0 V or 3.3 V selectable

The VAUX pin provides an auxiliary output voltage (5.0 V, 3.3 V) selectable through an external resistor connected to SELECT pin. It uses an external PNP ballast transistor for flexibility and power dissipation constraints. The VAUX output voltage regulator can be used as "auxiliary supply" (local supply) or "sensor supply" (external supply) with the possibility to be configured as a tracking regulator following VCCA.

Current limitation, overvoltage, and undervoltage detectors are provided. VAUX can be turned ON or OFF via a SPI command, however it is not recommended to turn OFF VAUX by the SPI when VAUX is configured safety critical (both overvoltage and undervoltage have an impact on RSTB and FS0B). VAUX overcurrent and overvoltage information disables V_{AUX}, reported in the dedicated register, and generates an Interrupt. V_{AUX} is enabled by default.

5.8 SELECT input (VCCA, VAUX voltage configuration)

VCCA and VAUX output voltage configurations are set by connecting an external resistor between the SELECT pin and Ground. According to the value of this resistor, the voltage of VCCA and VAUX are configured after each Power On Reset, and after a wake-up event when device is in LPOFF. Information latches until the next hardware configuration read. Regulator voltage values can be read on the dedicated register via the SPI.

Table 6. V_{CCA}/V_{AUX} voltage selection (<u>Figure 50</u>)

V_{CCA}(V) V_{AUX}(V) R Select Recommend

V _{CCA} (V)	V _{AUX} (V)	R Select	Recommended value
3.3	3.3	<7.0 KΩ	5.1 KΩ ±5.0%
5.0	5.0	10.8 << 13.2 ΚΩ	12 KΩ ±5.0%
3.3	5.0	21.6 << 26.2 KΩ	24 KΩ ±5.0%
5.0	3.3	45.9 << 56.1 KΩ	51 KΩ ±5.0%

When VAUX is not used, the output VCCA voltage configuration is set using an external resistor connected between the SELECT and the VPRE pin.

Table 7. V_{CCA} voltage selection (V_{AUX} not used, <u>Figure 51</u>, <u>Figure 52</u>)

V _{CCA} (V)	R Select	Recommended Value
3.3	<7.0 ΚΩ	5.1 KΩ ±5.0%
3.3	21.6 << 26.2 KΩ	24 KΩ ±5.0%
5.0	10.8 << 13.2 KΩ	12 KΩ ±5.0%
3.0	45.9 << 56.1 KΩ	51 KΩ ±5.0%

5.9 CAN_5V voltage regulator

The CAN_5V voltage regulator is a linear regulator dedicated to the internal HSCAN interface. An external capacitor is required. Current limitation, overvoltage, and undervoltage detectors are provided. If the internal CAN transceiver is not used, the CAN_5V regulator can supply an external load (CAN_5V voltage regulator). CAN_5V is enabled by default.

5.10 Interrupt (INTB)

The INTB output pin generates a low pulse when an Interrupt condition occurs. The INTB behavior as well as the pulse duration are set through the SPI during INIT phase. INTB has an internal pull-up resistor connected to VDDIO.

5.11 CANH, CANL, TXD, RXD

These are the pins of the high speed CAN physical interface. The CAN transceivers provides the physical interface between the CAN protocol controller of an MCU and the physical dual wires CAN bus. The CAN interface is connected to the MCU via the RXD and TXD pins.

5.11.1 TXD

TXD is the device input pin to control the CAN bus level. TXD is a digital input with an internal pull-up resistor connected to VDDIO. In the application, this pin is connected to the microcontroller transmit pin.

In Normal mode, when TXD is high or floating, the CANH and CANL drivers are OFF, setting the bus in a recessive state. When TXD is low, the CANH and CANL drivers are activated and the bus is set to a dominant state. TXD has a built-in timing protection that disables the bus when TXD is dominant for more than T_{DOLIT}. In LPOFF mode, VDDIO is OFF, pulling down this pin to GND.

5.11.2 RXD

RXD is the bus output level report pin. In the application, this pin is connected to the microcontroller receive pin. In Normal mode, RXD is a push-pull structure. When the bus is in a recessive state, RXD is high. When the bus is dominant, RXD is low. In LPOFF mode, this pin is in high-impedance state.

5.11.3 CANH and CANL

These are the CAN bus pins. CANL is a low-side driver to GND, and CANH is a high-side driver to CAN_5V. In Normal mode and TXD high, the CANH and CANL drivers are OFF, and the voltage at CANH and CANL is approximately 2.5 V, provided by the internal bus biasing circuitry. When TXD is low, CANL is pulled to GND and CANH to CAN_5V, creating a differential voltage on the CAN bus. In LPOFF mode, the CANH and CANL drivers are OFF, and these pins are pulled down to GND via the device RIN_CHCL resistors. CANH and CANL have integrated ESD protection and extremely high robustness versus external disturbance, such as EMC and electrical transients. These pins have current limitation and thermal protection.

5.12 Multiplexer output MUX_OUT

The MUX_OUT pin (Figure 7) delivers analog voltage to the MCU ADC input. The voltage to be delivered to MUX_OUT is selected via the SPI, from one of the following parameters:

- · Internal 2.5 V reference
- Die temperature sensor T(°C) = (V_{AMUX} V_{AMUX_TP}) / V_{AMUX_TP_CO} + 165
 Voltage range at MUX OUT is from GND to VDDIO (3.3 V or 5.0 V)




Figure 7. Simplified analog multiplexer block diagram

5.13 I/O pins (I/O_0:I/O_5)

The FS6407/FS6408 includes six multi-purpose I/Os (I/O_0 to I/O_5). I/O_0, I/O_1, I/O_4, and I/O_5 are robust against ISO7637 pulses. An external serial resistor must be connected to those pins to limit the current during ISO pulses.

I/0 number	Digital input	Wake-up capability	Output gate driver
10_0	Х	Х	
10_1	Х	Х	
10_2	Х	Х	
IO_3	Х	Х	
10_4	Х	Х	Х
IO_5	Х	Х	Х

Table 8. I/Os configuration

IO 0:1 are selectable as follows:

Analog input (load dump proof) sent to the MCU through the MUX_OUT pin. Wake-up input on the rising or falling edge or based on the previous state. Digital input (logic level) sent to the MCU through the SPI. **Safety purpose**: Digital input (logic level) to perform an IC error monitoring (both IO_0 AND IO_1 are used if configured as safety inputs, see Figure 9).

• IO 1 is also selectable as follow:

Safety purpose: FB_Core using a second resistor bridge (R3/R4 duplicated) connected to IO_1, to detect external resistor drift and trigger when FB_Core - IO_1 > \pm 150 mV max.

• IO 2:3 are selectable as follows:

Digital input (logic level) sent to the MCU through the SPI. Wake-up input (logic level) on the rising or falling edge or based on the previous state. **Safety purpose**: Digital input (logic level) to monitor MCU error signals (both IO_2 AND IO_3 are used if configured as safety inputs). Only bi-stable protocol is available.

When IO_2:3 are used as safety inputs to monitor FCCU error outputs from the NXP MCU, the monitoring is active only when the Fail-safe sate machine is in "normal WD running" state (<u>Figure 11</u>) and all the phases except the "Normal Phase" are considered as an Error.




Figure 8. IO 2:3 MCU error monitoring: bi-stable protocol

· IO 4:5 are selectable as follows:

Digital input (logic level) sent to the MCU through the SPI. Wake-up input (load dump proof) on rising or falling edge or based on previous state. Output gate driver (from V_{PRE}) for low-side logic level MOSFET. **Safety purpose**: Digital input (logic level) to perform an IC error monitoring (both IO 4 AND IO 5 are used if configured as safety inputs, see <u>Figure 9</u>).




Figure 9. External error signal handling

5.14 SAFE output pins (FS0B, RSTB)

FS0B is asserted low when a fault event occurs (See Faults triggering FS0B activation on page 40). The objective of this pin is to drive an electrical safe circuitry independent from the MCU to deactivate the whole system and set the application in a protected and known state.

After each power on reset or after each wake-up event (LPOFF), the FS0B pin is asserted low. The MCU can then decide to release the FS0B pin, when the application is ready to start. An external pull-up circuitry is mandatory connected to VDDIO or VSUP3.

- If the pull-up is connected to VDDIO, the value recommended is 5.0 kΩ. There is no current in LPOFF since VDDIO is OFF in the LPOFF mode.
- If the pull-up is connected to VSUP3, the value must be above 10 kΩ. There is a current in the pull-up resistor to consider at the application level in LPOFF mode.

The RSTB pin must be connected to the MCU and is active low. An external pull-up resistor must be connected to VDDIO. In default configuration, the RST delay time has three possible values depending on the mode and product configuration:

- The longest one is used automatically following a Power On Reset or when resulting from LPOFF mode (Low Power Off).
- The two reset durations are then available in the INIT_FSSM1 register, which are 1.0 ms and 10 ms. The configured duration is used in the normal operation when a fault occurs leading to a reset activation. The INIT_FSSM1 register is available (writing) in the INIT_FS phase.

5.15 DEBUG input (entering in debug mode)

The DEBUG pin allows the product to enter Debug mode. To activate Debug mode, the voltage applied to the DEBUG pin must be within the V_{DEBUG_IL} and V_{DEBUG_IH} range at start-up. If the voltage applied to DEBUG pin is out of these limits before V_{CORE} ramp-up, the device settles into Normal mode. When Debug mode is activated, the FS0B output is asserted low at start-up. As soon as the FS0B is released to "high" via SPI (Good WD answer and FS_OUT writing), this pin is never activated, whatever the fault is reported.

In Debug mode, any errors from the watchdog are ignored (No reset and No fail-safe), even if the whole functionality of the watchdog is kept ON (Seed, LFSR, Wd_refresh counter, WD error counter). This allows an easy debug of the hardware and software routines (i.e. SPI commands). When Debug mode is activated, the CAN transceiver is set to Normal operation mode. This allows communication with the MCU, in case SPI communication is not available (case of MCU not programmed). To exit Debug mode, the pin must be tied to ground through an external pull-down resistor or to VPRE through an external pull-up resistor and a Power On Reset occurs.

6 Functional device operation

6.1 Mode and state description of main state machine

The device has several operation modes. The transition and conditions to enter or leave each mode are illustrated in the functional state diagram (<u>Figure 10</u>). Two state machines are working in parallel. The Main state machine is in charge of the power management (VPRE, VCORE, VCCA, VAUX,...) and the fail-safe state machine is in charge of all the safety aspect (WD, RSTB, FS0B,...).

6.1.1 Buck or buck boost configuration

An external low-side logic level MOSFET (N-type) is required to operate in non-inverting buck-boost converter. The connection of the external MOSFET is detected automatically during the start-up phase (after a Power On Reset or From LPOFF).

- If the external low-side MOSFET is NOT connected (GATE_LS pin connected to PGND), the product is configured as a standard buck converter.
- If the external low-side MOSFET is connected (GATE_LS pin connected to external MOSFET gate), the product is configured as a non-inverting buck-boost converter.

The automatic detection is accomplished by pushing a 300 μ A current on Gate_LS pin and monitoring the corresponding voltage generated. If a voltage >120 mV is detected before the 120 μ s timeout, the non-inverting buck-boost configuration is locked. Otherwise, the standard buck configuration is locked. The boost driver has a current capability of ± 300 mA.

6.1.2 VPRE on

Pre-regulator is an SMPS regulator. In this phase, the pre-regulator is switched ON and a softstart with a specified duration t_{PRE_SOFT} is started to control the VPRE output capacitor charge.

6.1.3 Select pin configuration

This phase is detecting the required voltage level on VAUX and VCCA, according to resistor value connected between the SELECT pin and ground. If the SELECT pin is connected to VPRE via the resistor, it disables the VAUX regulator at start-up.

6.1.4 VCORE/VAUX/VCCA on

In this stage, the three regulators VCORE, VAUX, and VCCA are switched ON at the same time with a specified soft start duration. The CAN 5V is also started at that time.

6.1.5 INIT main

This mode is automatically entered after the device is "Powered ON". When RSTB is released, initialization phase starts where the device can be configured via the SPI. During INIT phase, some registers can only be configured in this mode (refer to Table 14 and Table 15). Other registers can be written in this mode, and also in Normal mode.

Once the INIT registers configurations are complete, a last register called "INIT INT" must be configured to switch to Normal mode. Writing data in this register (even same default values), automatically locks the INIT registers, and the product switches automatically to Normal mode in the Main state machine.

6.1.6 Normal

In this mode, all device functions are available. This mode is entered by a SPI command from the INIT phase by writing in the INIT INT register. While in Normal mode, the device can be set to Low Power mode (LPOFF) using secured SPI command.

6.1.7 Low-power mode off

The Main State Machine has 3 LPOFF modes with different conditions to enter and exit each LPOFF mode as described here after. After wake up from LPOFF, all the regulators are enabled by default. In LPOFF, all the regulators are switched OFF. The register configuration, the V_{PRE} behavior and the ISO pulse requirement are valid for the 3 LPOFF modes.

6.1.7.1 LPOFF - sleep

Entering in Low Power mode LPOFF - SLEEP is only available if the product is in Normal mode by sending a secured SPI command. In this mode, all the regulators are turned OFF and the MCU connected to the VCORE regulator is unsupplied.

Before entering in LPOFF Power mode OFF-sleep, the Reset Error Counter must go back to value "0" ("N" consecutive good watchdog refreshes decrease the reset error counter to 0). "N" = RSTb_err_2:0 x (WD_refresh_2:0 + 1). Once the FS6407/FS6408 is in LPOFF - SLEEP, the device monitors external events to wake-up and leave the Low Power mode. The wake-up events can occur and depending of the device configuration from:

- CAN
- · I/O inputs

When a wake-up event is detected, the device starts the main state machine again by detecting the V_{PRE} configuration (BUCK or BUCK-BOOST), the wake-up source is reported to the dedicated SPI register, and the Fail-safe state machine is also restarted.

6.1.7.2 LPOFF - V_{PRE UV}

LPOFF- V_{PRE_UV} is entered when the device is in the INIT or Normal mode, and if the VPRE voltage level is passing the V_{PRE_UV_L_4P3} threshold (typ 4.3 V). After 1.0 ms the device attempts to recover by switching ON the VPRE again.

6.1.7.3 LPOFF - deep FS

LPOFF - DEEP FS is entered when the device is in Deep Fail-safe and if the Key is OFF (IO_0 is low). To exit this mode, a transition to high level on IO_0 is required. IO_0 is usually connected to key ON key OFF signal.

6.1.7.4 Register configuration in LPOFF

In LPOFF, the register settings of the main state machine are kept because the internal 2.5 V main digital regulator is available for wake-up operation. However, the register settings of the fail-safe state machine are erased, because the 2.5 V fail safe digital regulator is not available in LPOFF. As a consequence, after a wake-up event, the configuration of the fail-safe registers must be done again during initialization phase (256 ms open window).

6.1.7.5 V_{PRF} behavior in LPOFF

When device is in LPOFF Sleep mode, and if the VSUP < V_{SUP_UV_7}, VPRE is switched on to maintain internal biasing and wake-up capabilities on IOs or CAN.

- If V_{PRE} is configured as a non-inverting buck-boost converter, VPRE is switched ON in SMPS mode with boost functionality.
- If V_{PRE} is configured as a standard buck converter, V_{PRE} is switched ON in Linear mode following V_{SUP}.

6.2 Mode and state description of fail-safe state machine

6.2.1 LBIST

Included in the fail-safe machine, the Logic Built-in Self Test (LBIST) verifies the correct functionality of the FSSM at start-up. The fail-safe state machine is fully checked and if an issue is reported, the RSTB stays low and after 8 s, the device enters in DEEP Fail-safe. LBIST is run at start-up and after each wake-up event when the device is in LPOFF mode.

6.2.2 Select pin configuration

This phase detects the required voltage level to apply on VAUX and VCCA, according to the resistor value connected between the SELECT pin and ground, (V_{AUX} used) or between the SELECT pin and VPRE (V_{AUX} not used). This mode is the equivalent mode seen in the main state machine. Difference is in the fail-safe machine, this detection is used to internally set the UV/OV threshold on VCCA and VAUX for the voltage supervision.

6.2.3 ABIST

Included in the fail-safe machine, the analog built-in self test (ABIST) verifies the correct functionality of the analog part of the device, like the overvoltage and undervoltage detections of the voltage supervisor and the RTSTB and FS0B fail-safe outputs feedback (Table 9). The ABIST is run at start-up and after each wake-up event when the device is in LPOFF mode.

Parameters Overvoltage Undervoltage OK/NOK **VPRE** Χ Х **VCORE** Х Х Χ **VCCA** VAUX Х Χ IO 1 FB Core Delta Х **RSTB** Χ FS0B Х

Table 9. Regulators and fail-safe pins checked during ABIST

6.2.4 Release RSTB

In this state, the device releases the RSTB pin.

6.2.5 INIT FS

This mode is automatically entered after the device is "powered on" and only if built-in self tests (Logic and Analog) have been passed successfully. This INIT FS mode starts as soon as RSTB is released (means no "Activate RST" faults are present and no external reset is requested). Faults leading to an "Activate RST" are described in Reset error counter.

In this mode, the device can be configured via the SPI within a maximum time of 256 ms, including first watchdog refresh. Some registers can only be configured in this mode and is locked when leaving INIT FS mode (refer to Table 14 and Table 15). It is recommended, to configure first the device before sending the first WD refresh. As soon as the first good watchdog refresh is sent by the MCU, the device leaves this mode and goes into Normal WD mode.

6.2.6 Normal WD is running

In this mode, the device waits for a periodic watchdog refresh coming from the MCU, within a specific configured window timing. Configuration of the watchdog window period can be set during INIT FS phase or in this mode. This mode is exited if there are consecutive bad watchdog refreshes, if there is an external reset request, or if a fault occurs leading to an RSTB activation.

6.2.7 RST delay

When the reset pin is asserted low by the device, a delay runs, to release the RSTB, if there are no faults present. The reset low duration time is configurable via the SPI in the INIT FSSM1 register, which is accessible for writing only in the INIT FS phase.

6.3 Deep fail-safe state

The Fail-safe state machine monitors the RSTB pin of the device and count the number of reset(s) happening in case of fault detection (see Reset error counter). As soon as either the reset error counter reach its final value or the RESET pin remains asserted low for more than 8.0 s, the device moves to Deep Fail-safe state, identified by the "Wait Deep Fail-safe" state in the functional state diagram (Figure 10).

When the device is in Deep Fail-safe state, all the regulators are OFF. To exit this state, a Key OFF / Key ON action is needed. IO_0 is usually connected to key signal. Key OFF (IO_0 low) moves the device to LPOFF-Deep FS, and Key ON (IO_0 high) wakes up the device.

The final value of the reset error counter can be configured to 2 or 6 in the register INIT FSSM 2. During power up phase, the 8.0 s timer starts when the Fail-safe state machine enters in the "Select pin config detection" state and stop when the RSTB pin is released. During "INIT FS" state, the 8.0 s timer can be disabled in the register INIT SUPERVISOR 2. During "Normal WD running" state, the 8.0 s timer is activated at each RSTB pin assertion.

6.4 Functional state diagram




Figure 10. Simplified state diagram

6.5 Fail-safe machine

To fulfill safety critical applications, the FS6407/FS6408 integrates a dedicated fail-safe machine (FSM). The FSM is composed of three main sub-blocks: the voltage supervisor (VS), the Fail-safe state machine (FSSM), and the fail-safe output driver (FSO). The FSM is electrically independent from the rest of the circuitry, to avoid common cause failure.

For this reason, the FSM has its own voltage regulators (analog and digital), dedicated bandgap, and its own oscillator. Three power supply pins (VSUP 1, 2, & 3) are used to overtake a pin lift issue. The internal voltage regulators are directly connected on VSUP (one bonding wire per pin is used). Additionally, the ground connection is redundant as well to avoid any loss of ground.

All the voltages generated in the device are monitored by the voltage supervisor (under & overvoltage) owing to a dedicated internal voltage reference (different from the one used for the voltage regulators). The result is reported to the MCU through the SPI and delivered to the Fail-safe state machine (FSSM) for action, in case of a fault. All the safety relevant signals feed the FSSM, which handles the error handling and controls the fail-safe outputs.

There are two fail-safe outputs: RSTB (asserted low to reset the MCU), and FS0B (asserted low to control any fail-safe circuitry). The Fail-safe machine is in charge of bringing and maintaining the application in a Fail-safe state. Four sub Fail-safe states are implemented to handle the different kinds of failures, and to give a chance for the system to come back to a normal state.

6.5.1 Fail-safe machine state diagram




Figure 11. Detailed fail-safe state diagram

6.5.2 Watchdog operation

A windowed watchdog is implemented in the FS6407/FS6408 and is based on "question/answer" principle (Challenger). The watchdog must be continuously triggered by the MCU in the open watchdog window, otherwise an error is generated. The error handling and watchdog operations are managed by the Fail-safe state machine. For debugging purpose, this functionality can be inhibited by setting the right voltage on the DEBUG pin at start-up.

The watchdog window duration is selectable through the SPI during the INIT FS phase or in Normal mode. The following values are available: 1.0 ms, 2.0 ms, 3.0 ms, 4.0 ms, 6.0 ms, 8.0 ms, 12 ms, 16.0 ms, 24 ms, 32 ms, 64 ms, 128 ms, 256 ms, 512 ms, and 1024 ms. The watchdog can also be inhibited through the SPI register to allow "reprogramming" (ie.at vehicle level through CAN).

An 8-bit pseudo-random word is generated, due to a linear feedback shift register implemented in the FS6407/FS6408. The MCU can send the seed of the LFSR or use the LFSR generated by the FS6407/FS6408 during the INIT phase and performs a pre-defined calculation. The result is sent through the SPI during the "open" watchdog window and verified by the FS6407/FS6408. When the result is right, a new LFSR is generated and the watchdog window is restarted. When the result is wrong, the WD error counter is incremented, the watchdog window is restarted, and the LFSR value is not changed. Any access to the WD register during the "closed" watchdog window is considered a wrong WD refresh.

6.5.2.1 Normal operation (first watchdog refresh)

At power up, when the RSTB is released as high (after around 16 ms), the INIT phase starts for a maximum duration of 256 ms and this is considered as a fully open watchdog window. During this initialization phase the MCU sends the seed for the LFSR, or uses the default LFSR value generated by the FS6407/FS6408 (0xB2), available in the WD_LFSR register (Table 74). Using this LFSR, the MCU performs a simple calculation based on this formula. As an example, the result of this calculation based on LFSR default value (0xB2) is 0x4D.




Figure 12. Watchdog answer calculation

The MCU sends the results in the WD answer register (Table 76). When the watchdog is properly refreshed during the open window, the 256 ms open window is stopped and the initialization phase is finished. A new LFSR is generated and available in the WD LFSR register, Table 73. If the watchdog refresh is wrong or if the watchdog is not refreshed during this 256 ms open window (INIT FS phase), the device asserts the reset low and the RSTB error counter is incremented by "1".

After a good watchdog refresh, the device enters the Normal WD refresh mode, where open and closed windows are defined either by the configuration made during initialization phase in the watchdog window register (Table 72), or by the default value already present in this register (3.0 ms).

6.5.2.2 Normal watchdog refresh

The watchdog must be refreshed during every open window of the window period configured in the register Table 72. Any WD refresh restarts the window. This ensures the synchronization between MCU and FS6407/FS6408.

The duration of the "window" is selectable through the SPI with no access restriction, means the window duration can be changed in the INIT phase or Normal mode. Doing the change in normal operation allow the system integrator to configure the watchdog window duration on the fly:

- The new WD window duration (except after disable) is taken into account when a write in the WD_answer register occurs (good or bad WD answer) or when the previous WD window is finished without any writing (WD timeout)
- The new WD window duration after disable is taken into account when SPI command is validated

The duty cycle of the window is set to 50% and is not modifiable.




Figure 13. Windowed watchdog

6.5.2.3 Watchdog in debug mode

When the device is in debug mode (entered via the DEBUG pin), the watchdog continues to operate, but does not affect the device operation by asserting a reset or fail-safe pins. For the user, operation appears without the watchdog. If needed and to debug the watchdog itself, the user can operate as in Normal mode and check LFSR values, the watchdog refresh counter, the watchdog error counter, and reset counter. This allows the user to debug their software and ensure a good watchdog strategy in the application.

6.5.2.4 Wrong watchdog refresh handling

Error counters and strategy are implemented in the device to manage wrong watchdog refreshes from the MCU. According to consecutive numbers of wrong watchdog refreshes, the device can decide to assert the RSTB only, or to go in deep Fail-safe mode where only a Power On Reset or a transition on IO_O helps the system to recover.

6.5.2.5 Watchdog error counter

The watchdog error counter is implemented in the device to filter the incorrect watchdog refresh. Each time a watchdog failure occurs, the device increments this counter by 2. The WD error counter is decremented by 1 each time the watchdog is properly refreshed. This principle ensures that a cyclic "OK/NOK" behavior converges to a failure detection. To allow flexibility in the application, the maximum value of this counter is configurable in the INIT WD register, but only when device is in INIT FS mode.




Figure 14. Watchdog error counter configuration (INIT_WD register, bits WD_CNT_error_1:0)

6.5.2.6 Watchdog refresh counter

The watchdog refresh counter is used to decrement the RST error counter. Each time the watchdog is properly refreshed, the watchdog refresh counter is incremented by "1". Each time the watchdog refresh counter reaches "6" and if next WD refresh is also good, the RST error counter is decremented by "1" (case with WD_CNT_refresh_1:0 configured at 6).

Whatever the position is in the watchdog refresh counter, each time there is a wrong refresh watchdog, the watchdog refresh counter is reset to "0". To allow flexibility in the application, the maximum value of this watchdog refresh counter is configurable in the INIT_WD register, but only when device is in INIT FS mode.




Figure 15. Watchdog refresh counter configuration (INIT_WD register, WD_CNT_refresh_1:0)

Table 10. Watchdog error table

		WINDOW	
		CLOSED	OPEN
SPI	BAD Key	WD_NOK	WD_NOK
	GOOD Key	WD_NOK	WD_OK
	None (time out)	No_issue	WD_NOK

Any access to the watchdog register during the "closed" watchdog window is considered as a wrong watchdog refresh. Watchdog timeout, meaning no WD refresh during closed or open windows, is considered as a wrong WD refresh.

6.5.3 Reset error counter

The reset error counter manages the reset events and counts the number of resets occurring in the application. This counter is incremented not only for the reset linked to consecutive wrong refresh watchdogs, but also for other sources of reset (undervoltage, overvoltage, external reset). The RST error counter is incremented by 1, each time a reset is generated.

The reset error counter has two output values (intermediate and final). The intermediate output value is used to handle the transition from reset (RSTB is asserted low) to reset and fail where RSTB and FS0B are activated. The final value is used to handle the transition from reset and fail to deep reset and fail (Deep Fail-safe mode), where regulators are off, RSTB and FS0B are activated, and a power on reset or a transition on IO_0 is needed to recover. The intermediate value of the reset error counter is configurable to "1" or "3" using the RSTB err FS bit in the INIT FSSM2 register (Table 70).

If RSTB err FS is set to "0", it means the device activates FS0B when the reset error counter reaches level "3".

If RSTB err FS is set to "1", it means the device activates FS0B when the reset error counter reaches level "1".

This configuration must be done during INIT FS phase.

The final value of the reset error counter is based on the intermediate configuration.

- RSTB_err_FS = 0 / Intermediate = 3; Final = 6 (<u>Figure 16</u>). When reset error counter reaches 6, the device goes into deep reset and fails.
- RSTB_err_FS = 1 / Intermediate = 1; Final = 2 (<u>Figure 17</u>). When reset error counter reaches 2, the device goes into deep reset and fails.

In any condition, if the RSTB is asserted LOW for a duration longer than eight seconds, the device goes into deep reset and fails.

Conditions leading to an increment of the RSTB error counter, and according to the product configuration are:

- Watchdog error counter = 6
- · Watchdog refresh NOK during INIT phase or Watchdog timeout
- IO_23 error detection (FCCU)
- · Undervoltage
- Overvoltage
- · IO 1 FB Core Delta
- · FS0B shorted to VDD
- SPI DED
- · Reset request by the SPI
- · External reset

Conditions leading to a transition go to FS, according to the product configuration are:

- IO_01/IO_23/IO_45 error detection
- Undervoltage
- Overvoltage
- · IO 1 FB Core Delta
- · Analog BIST fail
- · SPI DED
- · RSTB shorted to high

Reset Error Counter (Cfg SPI RSTb_err_FS=0; WD_CNT_refresh=6)




Figure 16. RSTB error counter (RSTB_err_FS = 0)

Reset Error Counter (Cfg SPI RSTb_err_FS=1; WD_CNT_refresh=6)




Figure 17. RSTB error counter(RSTB_err_FS = 1)

6.5.3.1 RST error counter at start-up or resuming from LPOFF mode

At start-up or when resuming from LPOFF mode the reset error counter starts at level 1 and FS0B is asserted low. To remove the activation of FS0B, the RST error counter must go back to value "0" (seven consecutive good watchdog refresh decreases the reset error counter down to 0) and a right command is sent to FS_OUT register (Figure 20).




Figure 18. Example of WD operation generating a reset (WD_error_cnt = 6)




Figure 19. Example of WD operation leading a decrement of the reset error counter (WD_resfresh_cnt = 6)




Figure 20. Reset error counter and FS0B deactivation sequence (RSTB_err_FS = 0 & WD_CNT_error1:0 = 6)

6.5.4 Fail-safe output (FS0B) deactivation

When the fail-safe output FS0B is asserted low by the device due to a fault, some conditions must be validated before allowing the FS0B pin to be deactivated by the device. These conditions are:

- · Fault is removed
- · Reset error counter must be at "0"
- · FS OUT register must be filled with the right value.

6.5.4.1 Faults triggering FS0B activation

The activation of the FS0B is clearly dependent on the product configuration, but the following items can be settled:

- · IO 01/IO 23/IO 45 error detection
- · Undervoltage
- · Overvoltage
- · IO 1 FB Core Delta
- · Analog BIST fail (not configurable)
- SPI DED (not configurable)
- RSTB shorted to high (not configurable)
- RSTB error counter level

6.5.5 SPI DED

Some SPI registers affect some safety critical aspects of the fail-safe functions, and thus are required to be protected against SEU (Single Event Upset). Only fail-safe registers are concerned. During INIT FS mode, access to fail-safe registers for product configuration is open. Then once the INIT FS phase is over, the Hamming circuitry is activated to protect registers content.

At this stage, if there is 1 single bit flip, the detection is made due to hamming code, and the error is corrected automatically (fully transparent for the user), and a flag is sent. If there are two errors (DED - Dual Error Detection), the detection is made due to hamming code but detected errors cannot be corrected. The flag is sent, RSTB and FS0B are activated.

6.5.6 FS_OUT register

When the fault is removed and the reset error counter changes back to level "0", a right word must be filled in the FS_OUT register. The value is dependant on the current WD_LFSR. LSB and MSB must be swapped and negative operation per bit must be applied.




Figure 21. FS_OUT register based on LFSR value

6.6 Input voltage range

Due to the flexibility of the pre-regulator, the device can cover a wide battery input voltage range. However, a more standard voltage range can still be covered using only the Buck configuration.




Figure 22. Input voltage range

- Thermal dissipation must be checked based on application use case to maintain junction temperature (T_J) <150 °C
- Buck only, V_{SUP} < V_{SUP} _{UV} ₇:

CAN communication is guaranteed for $V_{SUP} > 6.0 \text{ V}$.

For V_{CCA} and V_{AUX} 5.0 V configuration, undervoltage triggers at low V_{SUP} (refer to V_{CCA} UV 5 and V_{AUX} UV 5).

6.7 Power management operation

A thermal sensor is implemented as close as possible to the pass transistor of each regulator (VPRE, VCORE, VCCA, VCAN) and an associated individual thermal shutdown (TSD) protect these regulators independently. When the TSD threshold of a specific regulator is reached, this regulator only is switched OFF and the information is reported in the main state machine. The regulator restarts automatically when the junction temperature of the pass transistor decrease below the TSD threshold.

6.7.1 VPRE voltage pre-regulator

A highly flexible SMPS pre-regulator is implemented in the FS6407/FS6408. Depending on the input voltage requirement, the device can be configured as "non-inverting buck-boost converter" (<u>Figure 24</u>) or "standard buck converter" (<u>Figure 23</u>). An external logic level MOSFET (N-type) is required to operate in "non-inverting buck-boost converter". The connection of the external MOSFET is detected automatically during the start-up phase.

The converter operates in Current Control mode in any configuration. The high-side switching MOSFET is integrated to make the current control easier. The PWM frequency is fixed at 440 kHz typical. The compensation network is fully integrated. VPRE output voltage is regulated between 6.0 V and 7.0 V.

If the full current capability is not used for VCORE, VCCA, VAUX and CAN_5V, additional external LDO can be connected to VPRE to fulfill application needs while the current load remains below the maximum current capability in all conditions.




Figure 23. Pre-regulator: buck configuration




Figure 24. Pre-regulator: buck boost configuration

When the converter is set up to work in boost mode at low V_{SUP} , the transition between buck and boost mode is automatically handled by the device at $V_{SUP\ UV\ 7}$ threshold. Transition between buck mode and boost mode is based on hysteresis (<u>Figure 25</u>).

- When VSUP > $V_{SUP\ UV\ 7}$, the converter works in Buck mode and the VPRE output is regulated at 6.5 V typical
- When VSUP < V_{SUP UV 7}, the converter works in Boost mode and the VPRE output is regulated at 6.3 V typical




Figure 25. Transition between buck and boost

6.7.1.1 Power up and power down sequence




Figure 26. Buck configuration power up and power down




Figure 27. Buck boost configuration power-up and power-down

6.7.1.2 Low VSUP management

When VPRE is set up to work in buck only mode, the application can work down to VSUP = V_{SUP_UV_L_B} = 4.6V with a minimum of 500 mA current guaranteed on VPRE.




Figure 28. Behavior at low V_{SUP} (buck configuration)

When VPRE is set up to work in boost mode, the application can work down to $V_{SUP} = V_{SUP_UV_L} = 2.7 \text{ V}$ with a minimum of 300 mA current guaranteed on VPRE.




Figure 29. Behavior at low V_{SUP} (buck boost configuration)

6.7.1.3 Light load condition

In order to improve the converter efficiency and avoid any unwanted output voltage increase, the VPRE voltage regulator operates in Pulse Skipping mode during light load condition.

The transition between Normal mode and Pulse Skipping mode is based on the comparison between the error amplifier output (EA_out) and pre-defined thresholds $V_{PRE_LL_H}$ and $V_{PRE_LL_L}$. When the error amplifier output reaches $V_{PRE_LL_L}$, VPRE high-side transistor is switched OFF. When the error amplifier output reaches $V_{PRE_LL_H}$, VPRE high-side transistor is switched ON again for the next switching period (<u>Figure 30</u>).




Figure 30. Description of light load condition

6.7.1.4 Overcurrent detection and current limitation

6.7.1.4.1 Overcurrent protection:

In order to ensure the integrity of the high-side MOSFET, an overcurrent detection is implemented. The regulator is switched OFF by the main state machine when the overcurrent detection threshold I_{PRE_OC} is reached three consecutive times. The overcurrent detection is blanked when the pass transistor is switched ON during T_{PRE_OC} to avoid parasitic switch OFF of the high-side gate driver.

The VPRE output voltage decrease causes an undervoltage condition on one of the cascaded regulators (VCORE, VCCA, VAUX) and bring the device in Fail-safe state. The overcurrent protects the regulator in case of SW_PRE pin shorted to GND. The overcurrent works in Buck mode only.

6.7.1.4.2 Current limitation:

A current limitation is also implemented to avoid uncontrolled power dissipation inside the device (duty cycle control) and limits the current below I_{PRE_LIM}. The current limitation is blanked when the pass transistor is switched ON during T_{PRE_BLK_LIM} to allow short-circuit detection on SW_PRE pin.

When I_{PRE_LIM} threshold is reached during Buck mode, the high-side integrated MOSFET is switched OFF. When I_{PRE_LIM} threshold is reached during Boost mode, the external low-side MOSFET is switched OFF. In both cases, the MOSFET is not switched ON again before the next rising edge of the switching clock.

The current limitation induces a duty cycle reduction and leads to the VPRE output voltage to fall down gradually. This may cause an undervoltage condition on one of the cascaded regulators (VCORE, VCCA, VAUX) and bring the device into Fail-safe state. The current limitation does not switch OFF the regulator. The current limitation protects the regulator when VPRE pin is shorted to GND.




Figure 31. Overcurrent and current limitation scheme


6.7.1.5 VPRE voltage monitoring

The overvoltage detection switches OFF the regulator. The undervoltage detector is disabled when the regulator is switched OFF reporting an undervoltage. Diagnostic is reported in the dedicated register and generate an Interrupt.

The undervoltage detection does not switches OFF the regulator. However, V_{PRE} decrease may induce an undervoltage on a regulator attached to V_{PRE} (VCORE, VCCA, VAUX, or CAN_5V), and bring the application in Fail-safe state depending on the supervisor configuration (registers INIT SUPERVISOR 1, 2, 3).

6.7.1.6 V_{PRE} efficiency

 V_{PRE} efficiency versus current load is given for information based on typical external component criteria described in the table close to the graph and at three different V_{SUP} voltages (24 V, 32 V, and 36 V) covering typical industrial operating range. The efficiency is valid in Buck mode only and above 200 mA load on VPRE to be in continuous mode in the 22 μ H inductor. The efficiency is calculated and has to be verified by measurement at application level.






Figure 32. V_{PRE} efficiency

6.7.2 VCORE voltage regulator

This voltage regulator is a step-down DC-DC converter operating in Voltage Control mode. The high-side switching MOSFET is integrated in the device and the PWM frequency is fixed at 2.4 MHz typical. The output voltage is configurable from 1.2 V to 3.3 V range and adjustable around these voltages with an external resistor divider (R3/R4) connected between V_{CORE} and the feedback pin (FB_CORE) (Figure 33).

 $VCORE = V_{CORE FB} x ((R3 + R4) / R4)$

The voltage accuracy is $\pm 2.0\%$ (without the external resistor bridge R3/R4 accuracy) and the max output current is 1.5 A. The stability of the overall converter is done by an external compensation network (R1/C1/R2/C2) connected to the pin COMP_CORE. It is recommended to use 1.0% accuracy resistors and set R4 = 8.06 k Ω and adjust R3 to obtain the final VCORE voltage needed for the MCU core supply.




Figure 33. VCORE buck regulator

6.7.2.1 Light load condition

In order to improve the converter efficiency and avoid any unwanted output voltage increase, VCORE voltage regulator operates in Pulse Skipping mode during light load condition. The principle is the same as the VPRE implementation described in details in Light load condition.

6.7.2.2 Current limitation

A current limitation is implemented to avoid uncontrolled power dissipation inside the device (duty cycle control) and limits the current below I_{CORE_LIM}. The current limitation is banked when the pass transistor is switched ON during T_{CORE_BLK_LIM} to avoid parasite detection. When I_{CORE_LIM} threshold is reached, the high-side integrated MOSFET is switched OFF. The MOSFET is not switched ON again before the next rising edge of the switching clock.

The current limitation induces a duty cycle reduction and leads to the VCORE output voltage to fall down gradually, which may cause an undervoltage condition and bring the device into the Fail-safe state. The current limitation does not switch OFF the regulator.

6.7.2.3 Voltage monitoring

The overvoltage detection switches OFF the regulator. The regulator remains ON in case of undervoltage detection. Diagnostic is reported in the dedicated register, generate an Interrupt and may bring the application in Fail-safe state depending on the supervisor configuration (registers INIT SUPERVISOR 1, 2, 3).

6.7.2.4 V_{CORE} efficiency

 V_{CORE} efficiency versus current load is given for information based on typical external component criteria described in the table close to the graph and at two different VCORE voltages (3.3 V, and 1.2 V) covering most of the 32-bit MCU supply range. The efficiency is valid above 200 mA load on V_{CORE} in order to be in continuous mode in the 2.2 μ H inductor. The efficiency is calculated and has to be verified by measurement at application level. One of the major contributor degrading the efficiency at V_{CORE} = 1.2 V is the external diode during the recirculation phase. Lower the diode forward voltage (V_{E}) is, the better the efficiency.

Ext. Devices									
Cout	20 µF								
ESR Cout	5.0 mΩ								
L coil	2.2 µH								
DCR coil	20.0 mΩ								
Vdiode	0.35 V								
MOSFET	switch								
Rdson	200.0 mΩ								
Cg	300 pF								
Tsw_on	12.00 ns								
Tsw_off	12.00 ns								
Overdrive	10.0 V								
Converter									
Vcore	3.30 V								
Freq	2400 kHz								




Figure 34. V_{CORE} efficiency

6.7.3 Charge pump and bootstrap

Both switching MOSFETs of VPRE and VCORE SMPS are driven by external bootstrap capacitors. Additionally, a charge pump is implemented to ensure 100% duty cycle for both converters. Each converter uses a 100 nF external capacitor minimum to operate properly.

6.7.4 VCCA voltage regulator

VCCA is a linear voltage regulator mainly dedicated to supply the MCU I/Os, especially the ADC. The output voltage is selectable at 5.0 V or 3.3 V. Since this output voltage can be used to supply MCU I/Os, the output voltage selection is done using an external resistor connected to the SELECT pin and ground if VAUX is used. When VAUX is not used, the resistor is connected between the SELECT pin and VPRE.

When VCCA is used with the internal MOS transistor, VCCA_E pin must be connected to VPRE. The voltage accuracy is $\pm 1.0\%$ for 5.0 V configuration and $\pm 1.5\%$ for 3.3 V configuration with an output current capability at 100 mA.

When VCCA is used with an external PNP transistor to boost the current capability up to 300 mA, the connection is detected automatically during the start-up sequence of the FS6407/FS6408. In such condition, the internal pass transistor is switched OFF and all the current is driven through the external PNP to reduce the internal power dissipation. The output voltage accuracy with an external PNP is reduced to $\pm 3.0\%$ at 300 mA current load. The VCCA output voltage is used as a reference for the auxiliary voltage supply (V_{AUX}) when VAUX is configured as a tracking regulator.

6.7.4.1 Current limitation

A current limitation is implemented to avoid uncontrolled power dissipation of the internal MOSFET or external PNP transistor. By default, the current limitation threshold is selected based on the auto detection of the external PNP during start up phase.

- When the internal MOSFET transistor is used, the current is limited to I_{CCA LIM INT} and the regulator is kept ON
- When the external PNP transistor is used, the current is limited to I_{CCA_LIM_OUT} and the regulator is switch OFF after a dedicated duration T_{CCA_LIM_OFF} under current limitation. A SPI command is needed to restart the regulator.

In case of external PNP configuration only, the lowest current limitation threshold can be selected by SPI in the register INIT VREG 2 instead of the highest one. In order to limit the power dissipation in the external PNP transistor in case of short circuit to GND of VCCA pin, a current limitation foldback scheme is implemented to reduce the current limitation to $I_{CCA\ LIM\ FB}$ when $V_{CCA\ LIM\ FB}$.

6.7.4.2 Voltage monitoring

The overvoltage detection switches OFF the regulator. The regulator remains ON during undervoltage detection. A diagnostic is reported in the dedicated register, generating an Interrupt, and may bring the application into Fail-safe state depending on the supervisor configuration (registers INIT SUPERVISOR 1, 2, 3).

6.7.5 VAUX voltage regulator

VAUX is a highly flexible linear voltage regulator which can be used either as an auxiliary supply dedicated to additional device in the ECU or as a sensor supply. An external PNP transistor must be used (no internal current capability). If VAUX is not used in the application, the VAUX E and SELECT pins must be connected to VPRE to not populate the external PNP, as described in Figure 51.

If VAUX is used as an auxiliary supply, the output voltage is selectable between 5.0 V and 3.3 V. Since this voltage rail can be used to supply MCU IOs, the selection is done with an external resistor connected between the SELECT pin and ground. In such case, the voltage accuracy is $\pm 3.0\%$ with a maximum output current capability at 300 mA. If VAUX is used as a sensor supply rail, the output voltage is selectable between 5.0 V and 3.3 V. VCCA can be used as reference for the sensor supply used as tracker. The selection is done during the INIT phase and secured (bit $V_{AUX\ TRK\ EN}$ in the register INIT VREG2). The tracking accuracy is ± 15 mV.




Figure 35. Example of V_{AUX} used in tracker mode

6.7.5.1 Current limitation

A current limitation is implemented to avoid uncontrolled power dissipation of the external PNP transistor. The current is limited to I_{AUX_LIM} and the regulator is switch OFF after a dedicated duration $T_{AUX_LIM_OFF}$ under current limitation. A SPI command is needed to restart the regulator. To limit the power dissipation in the external PNP transistor in case of a short-circuit to GND of the VAUX pin, a current limitation foldback scheme is implemented to reduce the current limitation to $I_{AUX_LIM_FB}$ when $V_{AUX_LIM_FB}$.




Figure 36. V_{AUX} current limitation scheme with foldback mechanism

6.7.5.2 Voltage monitoring

The overvoltage detection switches OFF the regulator. The regulator remains ON in case of an undervoltage detection. A diagnostic is reported in the dedicated register, generating an Interrupt, and may bring the application into Fail-safe state depending on the supervisor configuration (registers INIT SUPERVISOR 1, 2, 3).

6.7.6 CAN_5V voltage regulator

The CAN_5V voltage regulator is a linear regulator fully dedicated to the internal HSCAN interface. By default, the CAN_5V regulator and the undervoltage detector are enabled, and the overvoltage detector is disabled. The overvoltage detector can be enabled by the SPI during INIT_MAIN sate.

If the overvoltage detector is enabled, the CAN_5V regulator switches OFF when an overvoltage is detected. The undervoltage detector is disabled when the regulator is switched OFF reporting an undervoltage. A diagnostic is reported in the dedicated register, generating an Interrupt. The CAN_5V regulator is not a safety regulator. Consequently, the CAN_5V voltage monitoring (overvoltage, undervoltage) never asserts RSTB or the FS0B Fail-safe pins.

If the FS6407/FS6408 internal CAN transceiver is not used in the application, the CAN_5V regulator can be used to supply an external load, provided the current load remains below the maximum current capability in all conditions. In that case, the internal CAN transceiver must be put in Sleep mode without wake-up capability.

6.7.7 Power dissipation

The FS6407/FS6408 provides high performance SMPS and Linear regulators to supply high end MCU in industrial applications. Each regulator can deliver:


- V_{PRF} (6. 5V) up to 2.0 A
- V_{CORE} (from 1.2 V to 3.3 V range) up to 0.8 A (FS6407) or up to 1.5 A (FS6408)
- V_{CCA} (3.3 V or 5.0 V) up to 100 mA (with internal MOS) or up to 300 mA (with external PNP)
- V_{AUX} (3.3 V or 5.0 V) up to 300 mA (with external PNP)
- V_{CAN} (5.0 V) up to 100 mA

A thermal dissipation analysis has to be performed based on application use case to ensure the maximum silicon junction temperature does not exceed 150 °C.

Two use cases covering the two main V_{CORE} voltage configurations are provided in <u>Figure 37</u>.

- use case 1: V_{CORE} = 3.3 V, I_{CORE} = 0.7 A, V_{CCA} with int. MOS
- use case 2: V_{CORE} = 1.2 V, I_{CORE} = 1.4 A, V_{CCA} with ext. PNP

Both use cases have a total internal power dissipation below 0.9 W. A junction to ambient thermal resistivity of 30 °C/W allows the application to work up to 125 °C ambient temperature. A good soldering of the package expose pad is highly recommended to achieve such thermal performance.





- 1) CAN transceiver dissipation includes CAN_5V regulator dissipation.
- 2) 25% CAN traffic means the CAN bus is dominant for 25% of time and recessive for the remaining 75%.

Figure 37. Power dissipation use case

The main contributors to the device power dissipation are VPRE, VCORE, and VCCA (when used with internal PMOS) regulators. In comparison, the power dissipation from the Internal IC, VAUX and CAN transceiver are negligible. VPRE power dissipation is mainly induced by the loading of the regulators it is supplying, mainly VCORE, VCCA and VAUX, which are application dependant. The total device power dissipation, depending on the variation of these three regulators, is detailed in Figure 38 with the environmental conditions in the associated table.

		<u>.</u> .	
	Pdis VS Icore	Pdis VS Icca	Pdis VS Ipre
Vpre	6.5V	6.5V	6.5V
Ipre	lcore + lcca + laux + lcan	lcore + lcca + laux + lcan	From 0.5 to 2A
Vcore	3.3V and 1.2V	3.3V	3.3V
Icore	from 0.25 to 1.5A	0.7A	0.3A
Vcca	3.3V	3.3V and 5V	3.3V
Icca	50mA	20 to 100mA	50mA
Vaux	3.3V	3.3V	3.3V
laux	200mA	200mA 200mA	
CAN_5V	5V	5V	5V
Ican	33mA	33mA	33mA








Figure 38. Power dissipation versus I_{CORE} , I_{CCA} , or I_{PRE}

6.7.8 Start-up sequence

To provide a safe and well known start-up sequence, the FS6407/FS6408 includes an undervoltage lock-out. This undervoltage lock-out is only applicable when the device is under a Power-On-Reset condition, which means the initial condition is VSUP < $V_{SUP_UV_L}$ (i.e. below 2.7 V max). In all the other conditions (i.e. LPOFF), the device is able to operate (and therefore to restart) down to $V_{SUP_UV_L}$. The other different voltage rails automatically start, as described in Figure 39.




Figure 39. Start-up scheme

The final value of VAUX and VCCA depends on the hardware configuration (resistor values on the SELECT pin). The typical start up sequence takes around 16 ms to release RSTB. RSTB can be pulled low after those 16 ms by the MCU, if it is not ready to run after power up. If an internal or external fault happen during this start up phase (ABIST fault due to regulator shorted for example), the 8.0 s timer monitoring the RSTB pin low, finally sends the device in Deep Fail-safe mode after 8.0 s.

6.8 CAN transceiver

The high speed CAN (Controller Area Network) transceiver provides the physical interface between the CAN protocol controller of an MCU and the physical dual wires CAN bus. It offers excellent EMC and ESD performance and meets the ISO 11898-2 and ISO11898-5 standards.




Figure 40. CAN simplified block diagram

6.8.1 Operating modes

6.8.1.1 Normal mode

When CAN mode bits configuration is "11" (CAN in normal operation), the device is able to transmit information from TXD to the bus and report the bus level to the RXD pin. When TXD is high, CANH and CANL drivers are off and the bus is in the recessive state (unless it is in an application where another device drives the bus to the dominant state). When TXD is low, CANH and CANL drivers are ON and the bus is in the dominant state. When CAN mode bits configuration is "01" (CAN in listen only), the device is only able to report the bus level to the RXD pin. TXD driver is OFF and the device is NOT able to transmit information from TXD to the bus. TXD is maintained high by internal pull-up resistor TXD_{PULL-UP} connected to VDDIO.




Figure 41. CAN timing diagram

6.8.1.2 Sleep mode

When the device is in LPOFF mode, the CAN transceiver is automatically set in Sleep mode with or without wake-up capability, depending on the CAN mode bits configuration. In that case, the CANH and CANL pins are pulled down to GND via the internal RIN resistor, the TXD and RXD pins are pulled down to GND, both driver and receiver are OFF.

The CAN mode is automatically changed to sleep with wake-up capability, if not configured to sleep without wake-up capability when the device enters is LPOFF. After LPOFF, the initial CAN mode prior to enter LPOFF is restored (Figure 42).

CAN st	ate before entering LPOFF		CAN state in LPOFF	CAN state after LPOFF			
CAN_mode	CAN state	CAN_mode CAN state		CAN_mode	CAN state		
[1:0]		[1:0]	0.1 0.0000	[1:0]	07.01.01.01		
0	Sleep, no wake-up capability	0	Sleep, no wake-up capability	0	Sleep, no wake-up capability		
1	Listen Only			1	Listen Only		
10	Sleep, wake-up capability	10	Sleep, wake-up capability	10	Sleep, wake-up capability		
11	Normal			11	Normal		

Figure 42. CAN transition when device goes to LPOFF

6.8.2 Fault detection

6.8.2.1 TXD permanent dominant (timeout)

If TXD is set low for a time longer than t_{DOUT} parameter, the CAN drivers are disabled, and the CAN bus returns to recessive state. The CAN receiver continues to operate. This prevent the bus to be set in dominant state permanently in case a failure set the TXD input to low level permanently.

The CAN_mode MSB bit is set to 0 and the flag TXD_dominant is reported in the Diag CAN1 register. The device recovers from this error detection after setting the CAN_mode to Normal operation and when a high level is detected on TXD. The TXD failure detection is operating when the CAN transceiver is in Normal mode and Listen Only mode.




Figure 43. TXD dominant timeout detection

6.8.2.2 RXD permanent recessive

If RXD is detected high for seven consecutive receive/dominant cycles, the CAN drivers and receiver are disabled, and the CAN bus returns to recessive state. This prevent a CAN protocol controller to start CAN message on TXD pin, while RXD is shorted to a recessive level, and seen from a CAN controller as a bus idle state.

The CAN_mode MSB bit is set to 0 and the flag RXD_recessive is reported in the Diag CAN1 register. The device recovers from this error detection after setting the CAN_mode to Normal operation. The RXD failure detection is operating when the CAN transceiver is in Normal mode and Listen Only mode.

6.8.2.3 CAN bus short-circuits

CANL short to GND and CANL short to battery are detected and reported to the device main logic. The CAN driver and receiver are not be disabled. CANH short to GND and CANH short to battery are detected and reported to the device main logic. The CAN driver and receiver are not be disabled. The CANH and CANL failure detection is operating when the CAN transceiver is in Normal mode.

If the CAN bus is dominant for a time longer than t_{DOM}, due for instance to an external short-circuit from another CAN node, the flag CAN_dominant is reported in the Diag CAN1 register. This failure does not disable the bus driver. The CAN bus dominant failure detection is operating when the CAN transceiver is in Normal mode and Listen Only mode.


6.8.2.4 CAN current limitation

The current flowing in and out of the CANH and CANL driver is limited to 100 mA, in case of a short-circuit (parameters I_{CANL-SK} and I_{CANH-SC}).

6.8.2.5 CAN overtemperature

If the driver temperature exceeds the TSD (T_{OT}), the CAN drivers are disabled, and the CAN bus returns to recessive state. The CAN receiver continues to operate. The CAN_mode MSB bit is set to 0 and the flag CAN_OT is reported in the Diag CAN register.

An hysteresis is implemented in this protection feature. The device overtemperature and recovery conditions are shown in <u>Figure 44</u>. The CAN drivers remain disabled until the temperature has fallen below the OT threshold minus hysteresis. The device recovers from this error detection after setting the CAN mode to Normal operation and when a high level is detected on TXD.



Event 1: over temperature detection. CAN driver disable.

Event 2: temperature falls below "overtemp. threshold minus hysteresis" => CAN driver remains disable.

Event 3: temperature below "overtemp. threshold minus hysteresis" and TxD high to low transition => CAN driver enable.

Event 4: temperature above "overtemp. threshold minus hysteresis" and TxD high to low transition => CAN driver remains disable.

Figure 44. Overtemperature behavior

6.8.2.6 Distinguish CAN diagnostics and CAN errors

The CAN errors can generate an interruption while the CAN diagnostics are reported in the digital for information only. The interruption generated by the CAN errors can be inhibited setting INT_inh_CAN bit at "1" in the "INIT INT" register. The list of CAN Diagnostic and CAN Error bits are provided in Table 11.

Table 11. CAN diagnostic and CAN error bits

Register	Bit	Flag Type	Effect
	CANH_batt	Diagnostic	No impact on CAN transceiver
	CANH_gnd	Diagnostic	No impact on CAN transceiver
	CANL_batt	Diagnostic	No impact on CAN transceiver
DIAG CAN1	CANL_gnd	Diagnostic	No impact on CAN transceiver
	CAN_dominant	Error	Turn OFF CAN transceiver
	RXD_recessive	Error	Turn OFF CAN transceiver
	TXD_dominant	Error	Turn OFF CAN transceiver
DIAG CAN	CAN_OT	Error	Turn OFF CAN transceiver
DIAG GAIN	CAN_OC	Diagnostic	No impact on CAN transceiver

6.8.3 Wake-up mechanism

The device include bus monitoring circuitry to detect and report bus wake-ups when the device is in LPOFF and CAN mode configuration is different than Sleep/NO wake-up capability. Two wake-up detection are implemented: single dominant pulse and multiple dominants pulses. The wake-up mechanism is selected by the SPI in the main logic and wake-up events are reported. The event must occur within the t_{3PTOX} timeout. $t_{3PTOX} = t_{3PTO1}$ or t_{3PTO2} , depending on the SPI selection.

6.8.3.1 Single pulse detection

To activate the wake-up report, 1 event must occur on the CAN bus:

- event 1: a dominant level for a time longer that t_{1PWU}




Figure 45. Single pulse wake-up pattern illustration

6.8.3.2 Multiple pulse detection

In order to activate wake-up report, three events must occur on the CAN bus:

- event 1: a dominant level for a time longer that t_{1PWU} followed by
- event 2: a recessive level (event 2) longer than $t_{3\text{PWU}}$ followed by
- event 3: a dominant level (event 3) longer than t_{3PWU} .

The three events and the timeout function avoid a permanent dominant state on the bus generates permanent wake-up situation, which would prevent system to enter in low-power mode.




Figure 46. Multiple pulse wake-up pattern illustration

7 Serial peripheral interface

7.1 High level overview

7.1.1 SPI

The device is using a 16-bit SPI, with the following arrangement:

MOSI, Master Out Slave In bits:

- · Bit 15 read/write
- · Bit 14 Main or fail-safe register target
- bit 13 to 9 (A4 to A0) to select the register address. Bit 8 is a parity bit in write mode, Next bit (=0) in read mode.
- bit7 to 0 (D7 to D0): control bits

MISO, Master IN Slave Out bits:

- bits 15 to 8 (S15 to S8) are device status bits
- bits 7 to 0(Do7 to Do0) are either extended device status bits, device internal control register content or device flags.

Figure 47 is an overview of the SPI implementation.

7.1.2 Parity bit 8 calculation

The parity is used for write to register command (bit 15,14 = 01). It is calculated based on the number of logic ones contained in bits 15-9, 7-0 sequence (this is the whole 16-bits of the write command except bit 8).

Bit 8 must be set to 0 if the number of 1 is odd.

Bit 8 must be set to 1 if the number of 1 is even.

7.1.3 Device status on MISO

When a write operation is performed to store data or control bit into the device, MISO pin reports a 16-bit fixed device status composed of two bytes: Device Fixed Status (bits 15 to 8) + extended Device Status (bits 7 to 0). In a read operation, MISO reports the fixed device status (bits 15 to 8), and the next eight bits are content of the selected register. A standard serial peripheral interface (SPI) is integrated to allow bi-directional communication between the FS6407/FS6408 and the MCU. The SPI is used for configuration and diagnostic purposes.




Figure 47. SPI overview

The device contains several registers. Their address is coded on 7 bits (bits 15 to 9). Each register controls or reports part of the device function. Data can be written to the register, to control the device operation or set default value or behavior. Every register can also be read back to ensure its content (default setting or value previously written) are correct.

7.1.4 Register description

Although the minimum time between two NCS low sequences is defined by t_{ONNCS} (Figure 48), two consecutive accesses to the fail-safe registers must be done with a 3.5 µs minimum NCS high time in between. Although the minimum time between two fail-safe registers accesses is 3.5 µs, some SPI accesses to the main registers can be done in between (Figure 48).

7.2 Detail operation




Figure 48. MOSI / MISO SPI command organization

Table 12. MOSI bits description

	Description	Set if it is a READ or WRITE Command						
R/W	0	READ						
	1	WRITE						
	Description	Split the addresses between Fail-safe state machine and main Logic						
M/FS	0	Main						
	1	Fail-safe						
	Description	Set the address to Read or Write						
A4:0	0	See Register Mapping						
	1	— Gee Register Maμβning						
	Description	Parity bit (only use in Write mode). Set to 0 in Read mode						
Р	0	Number of "1" (bit15:9 and bit 7:0) is odd						
	1	Number of "1" (bit15:9) and bit 7:0) is even						
	Description	Data in Write mode. Must be set to 00h in Read mode						
D7:0	0	See Register Details						
	1	- Oct Register Details						

Table 13. MISO bits description

	Description	Report an error in the SPI communication							
SPI_G	0	No Failure							
3F1_G _	1	Failure							
	Reset Condition	Power On Reset / When initial event cleared on read							
	Description	Report a wake-up event. Logical OR of all wake-up sources							
wu	0	No WU event							
VVO	1	WU event							
	Reset Condition	Power On Reset / When initial event cleared on read							
	Description	Report a CAN event (Diagnostic)							
CAN_G	0	No event							
CAN_G	1	CAN event							
	Reset Condition	Power On Reset / When initial event cleared on read							
	Description	Report a change in IOs state							
IO_G	0	No IO transition							
10_0	1	IO transition							
	Reset Condition	Power On Reset / when initial event cleared on read							
	Description	Report an event from V _{PRE-REGULATOR} and battery monitoring (status change or failure)							
VPRE_G	0	No event							
VINE_0	1	Event occurred							
	Reset Condition	Power On Reset / when initial event cleared on read							
	Description	Report an event from V _{CORE} regulator (status change or failure)							
VCORE_G	0	No event							
VOORL_0	1	Event occurred							
	Reset Condition	Power On Reset / when initial event cleared on read							
	Description	Report an event from V _{CCA} , V _{AUX} , or V _{CAN} regulators (status change or failure)							
VOTHERS_G	0	No event							
VOTTILINO_G	1	Event occurred							
	Reset Condition	Power On Reset / when initial event cleared on read							
		<u> </u>							

 $SPI_G = SPI_{err}$ or SPI_{err} or SPI_{err}

CAN_G = CANH_BATT or CANH_GND or CANL_BATT or CANL_GND or CAN_dominant or RXD_recessive or TXD_dominant or CAN_OT or CAN_OC

IO_G = IO_5 or IO_4 or IO_3 or IO_2 or IO_1 or IO_0

Vpre_G = VSNS_UV or VSUP_UV_7 or ILIM_PRE or TWARN_PRE or BOB or VPRE_STATE_flag or VPRE_OV or VPRE_UV

Vcore_G = ILIM_CORE or TWARN_CORE or VCORE_STATE_flag or VCORE_OV or VCORE_UV

 $\label{localization} Vothers_G = ILIM_CCA \ or \ TWARN_CCA \ or \ TSD_CCA \ or \ ILIM_CCA_OFF \ or \ VCCA_UV \ or \ VCCA_OV \ or \ ILIM_AUX_OFF \ or \ VAUX_UV \ or \ ILIM_CAN \ or \ VCAN_UV \ or \ VCAN_OV \ or \ TSD_CAN \\$

7.2.1 Register address table

Table 14 is a list of device registers and addresses coded in bits 13 to 9 in MOSI for main logic.

Table 14. Register mapping of main logic

Do minton				Add	ress			Maile describetors		
Register	FS/M	A4	А3	A2	A 1	Α0	Hex	Write description	Table ref.	
NOT USED	0	0	0	0	0	0	#0(00h)	N/A	N/A	
INIT Vreg 1	0	0	0	0	0	1	#1(01h)	Write during INIT phase then read only	Table 17	
INIT Vreg2	0	0	0	0	1	0	#2(02h)	Write during INIT phase then read only	Table 19	
INIT CAN	0	0	0	0	1	1	#3(03h)	Write during INIT phase then read only	Table 21	
INIT IO_WU1	0	0	0	1	0	0	#4(04h)	Write during INIT phase then read only	Table 23	
INIT IO_WU2	0	0	0	1	0	1	#5(05h)	Write during INIT phase then read only	Table 25	
INIT INT	0	0	0	1	1	0	#6(06h)	Write during INIT phase then read only	Table 27	
NOT USED	0	0	0	1	1	1	#7(07h)	N/A	N/A	
HW Config	0	0	1	0	0	0	#8(08h)	Read only	Table 29	
WU Source	0	0	1	0	0	1	#9(09h)	Read only	Table 31	
NOT USED	0	0	1	0	1	0	#10(0Ah)	N/A	N/A	
IO_input	0	0	1	0	1	1	#11(0Bh)	Read only	Table 33	
Status Vreg#1	0	0	1	1	0	0	#12(0Ch)	Read only	Table 35	
Status Vreg#2	0	0	1	1	0	1	#13(0Dh)	Read only	Table 37	
Diag Vreg#1	0	0	1	1	1	0	#14(0Eh)	Read only	Table 39	
Diag Vreg#2	0	0	1	1	1	1	#15(0Fh)	Read only	Table 41	
Diag Vreg#3	0	1	0	0	0	0	#16(10h)	Read only	Table 43	
Diag CAN1	0	1	0	0	0	1	#17(11h)	Read only	Table 45	
Diag CAN	0	1	0	0	1	0	#18(12h)	Read only	Table 47	
Diag SPI	0	1	0	0	1	1	#19(13h)	Read only	Table 49	
NOT USED	0	1	0	1	0	0	#20(14h)	N/A	N/A	
MODE	0	1	0	1	0	1	#21(15h)	Write during Normal and Read	Table 51	
Vreg Mode	0	1	0	1	1	0	#22(16h)	Write during Normal and Read	Table 53	
IO_OUT/AMUX	0	1	0	1	1	1	#23(17h)	Write during Normal and Read	Table 55	
CAN Mode	0	1	1	0	0	0	#24(18h)	Write during Normal and Read	Table 57	
CAN Mode 2	0	1	1	0	0	1	#25(19h)	Write during Normal and Read	Table 59	

Table 15 is a list of device registers and addresses coded in bits 13 to 9 in MOSI for fail-safe logic

Table 15. Register mapping of fail-safe logic

Register				Add	ress			Write description	Table ref.	
Register	FS/M	A4	А3	A2	A1	Α0	Hex	write description	rable lei.	
INIT Supervisor#1	1	0	0	0	0	1	#33(21h)	Write during INIT phase then Read only	Table 61	
INIT Supervisor#2	1	0	0	0	1	0	#34(22h)	Write during INIT phase then Read only	Table 63	
INIT Supervisor#3	1	0	0	0	1	1	#35(23h)	Write during INIT phase then Read only	Table 65	
INIT FSSM#1	1	0	0	1	0	0	#36(24h)	Write during INIT phase then Read only	Table 67	

Table 15. Register mapping of fail-safe logic (continued)

Dominton				Add	ress			Milita des evinties	Table ref.	
Register	FS/M	A4	А3	A2	A1	A0	Hex	Write description		
INIT FSSM#2	1	0	0	1	0	1	#37(25h)	Write during INIT phase then Read only	Table 69	
WD_Window	1	0	0	1	1	0	#38(26h)	Write (No restriction) and Read	Table 71	
WD_LFSR	1	0	0	1	1	1	#39(27h)	Write (No restriction) and Read	Table 73	
WD_answer	1	0	1	0	0	0	#40(28h)	Write (No restriction) and Read	Table 75	
FS_OUT	1	0	1	0	0	1	#41(29h)	Write (No restriction)	Table 77	
RSTb request	1	0	1	0	1	0	#42(2Ah)	Write (No restriction)	Table 79	
INIT WD	1	0	1	0	1	1	#43(2Bh)	Write during INIT phase then Read only	Table 81	
Diag FS1	1	0	1	1	0	0	#44(2Ch)	Read only	Table 83	
WD_Counter	1	0	1	1	0	1	#45(2Dh)	Read only	Table 85	
Diag_FS2	1	0	1	1	1	0	#46(2Eh)	Read only	Table 87	

7.2.2 Secured SPI command

Some SPI commands must be secured to avoid unwanted change of the critical bits. In the fail-safe machine and in the main state machine, the secured bits are calculated from the data bits sent as follows:

Table 16. Secured SPI

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Data 3	Data 2	Data 1	Data 0	Secure 3	Secure2	Secure 1	Secure 0

- Secure 3 = NOT(Bit5)
- Secure 2 = NOT(Bit4)
- Secure 1 = Bit7
- Secure 0 = Bit6

7.3 Detail of register mapping

7.3.1 Init VREG 1

Table 17. INIT VREG1 register configuration

Write

MOSI 1 0 0 0 0 1 P 0 0 0 0 0 Vcore_FB			bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	N	MOSI	1	0	0	0	0	0	1	Р	0	0	0	0	0	0	0	

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

MISO	SPI_G	WU	CAN_G	Reserve d	IO_G	Vpre_G	Vcore_ G	Vothers _G	0	Reserve d	Reserve d	Reserve d	0	0	Reserve d	Vcore_F B	
------	-------	----	-------	--------------	------	--------	-------------	---------------	---	--------------	--------------	--------------	---	---	--------------	--------------	--

Table 18. Description and configuration of the bits (default value in bold)

	Description	Configure the monitoring of the second V _{CORE} resistor string
Vcore FB	0	No Monitoring (IO_1 is used as analog & digital input)
V0010_1 B	1	Monitoring enabled (IO_1 can NOT be used for analog/digital input neither for WU from LPOFF)
	Reset condition	Power On Reset

7.3.2 Init Vreg 2

Table 19. INIT VREG2 register configuration

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOS	1 1	0	0	0	0	1	0	Р	0	Tcca_li m_off	Icca_lim	0	0	Taux_li m_off	Vaux_tr k_EN	0

MISO	SPI_G WU	CAN_G	Reserved	IO_G	Vpre_G	Vcore_ G	Vothers _G	0	Tcca_li m_off	Icca_lim	0	0	Taux_li m_off	Vaux_tr k_EN	reserved
------	----------	-------	----------	------	--------	-------------	---------------	---	------------------	----------	---	---	------------------	-----------------	----------

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0

MISO	SPI_G	WU	CAN_G	Reserved	IO_G	Vpre_G	Vcore_ G	Vothers _G	0	Tcca_li m_off	Icca_lim	0	0	Taux_li m_off	Vaux_tr k_EN	reserved

Table 20. INIT VREG2. Description and configuration of the bits (default value in bold)

	Description	Configure the current limitation duration before regulator is switched off. Only used for external PNP
T	0	10 ms
T _{CCA_LIM_} OFF	1	50 ms
	Reset condition	Power On Reset
	Description	Configure the current limitation threshold. Only available for external PNP
laa	0	ICCA_LIM_OUT
ICCA_LIM	1	ICCA_LIM_INT
	Reset condition	Power On Reset
	Description	Configure the current limitation duration before regulator is switched off. Only used for external PNP
T	0	10 ms
T _{AUX_LIM_} OFF	1	50 ms
	Reset condition	Power On Reset
	Description	Configure V _{AUX} regulator as a tracker
V 7514 511	0	No tracking. HW configuration is used
V _{AUX_TRK_EN}	1	Tracking enabled
	Reset condition	Power On Reset

7.3.3 Init CAN

Table 21. INIT CAN register description

Write

		bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI 1	0	0	0	0	1	1	Р	0	CAN_w u_conf	0	0	CAN_w u_TO	0	0	0

MISO	SPI G	WU	CAN G	Reserve	IO G	Vpre G	Vcore_	Vothers	0	CAN_w	Reserve	Reserve	CAN_w	Reserve	Reserve	Reserve	
MISO	SFI_G	VVO	CAN_G	d	10_G	vpie_G	G	_G	U	u_conf	d	d	u_TO	d	d	d	

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0

MISO SPI_G WU CAN_G Reserve d IO_G Vpre_G	Vcore_ Vothers 0	CAN_w Reserve d Reserve d	CAN_w Reserve Reserve d Reserve
---	------------------	---------------------------	---------------------------------

Table 22. INIT CAN. Description and configuration of the bits (default value in bold)

	Description	Define the CAN wake-up mechanism
CAN_wu_conf	0	3 dominant pulses
OAIV_Wu_com	1	Single dominant pulse
	Reset condition	Power On Reset
	Description	Define the CAN wake-up timeout (in case of CAN_wu_conf = 0)
CAN_wu_to	0	120 μs
CAN_Wu_to	1	360 μs
	Reset condition	Power On Reset

7.3.4 INIT IO_WU1

Table 23. INIT IO_WU1 register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	0	0	1	0	0	Р	WU_0_1	WU_0_0	WU_1_1	WU_1_0	WU_2_1	WU_2_0	INT_inh _IO_1	INT_inh _IO_0

MISO	SPI_G	WU	CAN_G	Reserve d	IO_G	Vpre_G	Vcore_G	Vothers _G	WU_0_1	WU_0_0	WU_1_1	WU_1_0	WU-2-1	WU_2_0	INT_inh _IO_1	INT_inh _IO_0
------	-------	----	-------	--------------	------	--------	---------	---------------	--------	--------	--------	--------	--------	--------	------------------	------------------

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0

MISO	SPI_G	WU	CAN_G	Reserve d	IO_G	Vpre_G	Vcore_G	Vothers _G	WU_0_1	WU_0_0	WU_1_1	WU_1_0	WU-2-1	WU_2_0	INT_inh _IO_1	INT_inh _IO_0
------	-------	----	-------	--------------	------	--------	---------	---------------	--------	--------	--------	--------	--------	--------	------------------	------------------

Table 24. INIT IO_WU1. Description and configuration of the bits (default value in bold)

	Description	Wake-up configuration for IO_0
	00	NO wake-up capability
WU_0_1:0	01	Wake-up on rising edge only
WO_0_1.0	10	Wake-up on falling edge only
	11	Wake-up on any edge
	Reset condition	Power On Reset
	Description	Wake-up configuration for IO_1
	00	NO wake-up capability
WU_1_1:0	01	Wake-up on rising edge only
WO_1_1.0	10	Wake-up on falling edge only
	11	Wake-up on any edge
	Reset condition	Power On Reset

Table 24. INIT IO_WU1. Description and configuration of the bits (default value in bold) (continued)

	Description	Wake-up configuration for IO_2
	00	NO wake-up capability
WU_2_1:0	01	Wake-up on rising edge only
	10	Wake-up on falling edge only
	11	Wake-up on any edge
	Reset condition	Power On Reset
	Description	Inhibit the INT pulse for IO_1. IO_1 masked in IO_G. Avoid INT when used in FS
INT_inh_IO_1	0	INT NOT masked
1141_1111_10_1	1	INT masked
	Reset condition	Power On Reset
	Description	Inhibit the INT pulse for IO_0. IO_0 masked in IO_G. Avoid INT when used in FS
INT_inh_IO_0	0	INT NOT masked
	1	INT masked
	Reset condition	Power On Reset

7.3.5 INIT IO_WU2

Table 25. INIT IO_WU2 register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	0	0	1	0	1	Р	WU_3_1	WU_3_0	WU_4_1	WU_4_0	WU_5_1	WU_5_0	INT_inh _IO_23	INT_inh _IO_45
MISO	SPI_G	WU	CAN_G	Reserved	IO_G	Vpre_G	Vcore_ G	Vothers _G	WU_3_1	WU_3_0	WU_4_1	WU_4_0	WU_5_1	WU_5_0	INT_inh _IO_23	INT_inh _IO_45

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0

MISO	SPI_G	WU	CAN_G	Reserved	IO_G	Vpre_G	Vcore_ G	Vothers _G	WU_3_1	WU_3_0	WU_4_1	WU_4_0	WU_5_1	WU_5_0	INT_inh _IO_23	INT_inh _IO_45
------	-------	----	-------	----------	------	--------	-------------	---------------	--------	--------	--------	--------	--------	--------	-------------------	-------------------

Table 26. INIT IO_WU2. Description and configuration of the bits (default value in bold)

	Description	Wake-up configuration for IO_3
	00	NO wake-up capability
WU_3_1:0	01	Wake-up on rising edge only
VVO_3_1.0	10	Wake-up on falling edge only
	11	Wake-up on any edge
	Reset condition	Power On Reset

Table 26. INIT IO_WU2. Description and configuration of the bits (default value in bold) (continued)

	Description	Wake-up configuration for IO_4
	00	NO wake-up capability
WU_4_1:0	01	Wake-up on rising edge only
VVO_4_1.0	10	Wake-up on falling edge only
	11	Wake-up on any edge
	Reset condition	Power On Reset
	Description	Wake-up configuration for IO_5
	00	NO wake-up capability
WU_5_1:0	01	Wake-up on rising edge only
VVO_5_1.0	10	Wake-up on falling edge only
	11	Wake-up on any edge
	Reset condition	Power On Reset
	Description	Inhibit the INT pulse for IO_4 & IO_5. IO_4 & IO_5 masked in IO_G. Avoid INT when used in FS
INT inh IO 45	0	INT NOT masked
1141_1111_10_43	1	INT masked
	Reset condition	Power On Reset
	Description	Inhibit the INT pulse for IO_2 & IO_3. IO_2 & IO_3 masked in IO_G. Avoid INT when used in FS
INT_inh_IO_23	0	INT NOT masked
1141_1111_10_23	1	INT masked
	Reset condition	Power On Reset

7.3.6 INIT INT

Table 27. INIT INT register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	0	0	1	1	0	Р	INT_dur ation	0	INT_inh _all	INT_inh _Vsns	INT_inh _Vpre	INT_inh _Vcore	INT_inh _Vother s	INT_inh _CAN
MISO	SPI_G	WU	CAN_G	Reserved	IO_G	Vpre_G	Vcore_ G	Vothers _G	INT_dur ation	Reserve d	INT_inh _all	INT_inh _Vsns	INT_inh _Vpre	INT_inh _Vcore	INT_inh _Vother s	INT_inh _CAN

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0

MISO	SPI_G	WU	CAN_G	Reserved	10_G	Vpre_G	Vcore_ G	Vothers _G	INT_dur ation	Reserve d	INT_inh _all	INT_inh _Vsns	INT_inh _Vpre	INT_inh _Vcore	INT_inh _Vother s	INT_inh _CAN
------	-------	----	-------	----------	------	--------	-------------	---------------	------------------	--------------	-----------------	------------------	------------------	-------------------	-------------------------	-----------------

Table 28. INIT INT. Description and configuration of the bits (default value in bold)

	Description	Define the duration of the INTerrupt pulse									
INIT duration	0	100 μs									
INT_duration	1	25 μs									
	Reset condition	Power On Reset									
	Description	Inhibit ALL the INT									
INT_inh_all	0	All INT sources									
IIVI_IIII_aII	1	All INT INHIBITED									
	Reset condition	Power On Reset									
	Description	Inhibit the INT for V _{SNS_UV}									
INT_inh_Vsns	0	All INT sources									
1141_1111_V3113	1	_{SNS_UV} INT INHIBITED									
	Reset condition	Power On Reset									
	Description	Inhibit the INT for V _{PRE} status event (cf. register status Vreg1)									
INT_inh_Vpre	0	All INT sources									
iivi_iiii_vpie	1	V _{PRE} status changed INHIBITED									
	Reset condition	Power On Reset									
	Description	Inhibit the INT for V _{CORE} status event (cf. register status Vreg2)									
INT_inh_Vcore	0	All INT sources									
1141_1111_VCOIE	1	V _{CORE} status changed INHIBITED									
	Reset condition	Power On Reset									
	Description	Inhibit the INT for V _{CCA} / V _{AUX} and V _{CAN} status event (cf. register status Vreg2)									
INT_inh_Vothers	0	All INT sources									
1141_1111_4041616	1	V _{CCA} / V _{AUX} / V _{CAN} status changed INHIBITED									
	Reset condition	Power On Reset									
	Description	Inhibit the INT for CAN error bits									
INT_inh_CAN	0	All INT sources									
	1	CAN error bits changed INHIBITED									
	Reset condition	Power On Reset									

7.3.7 HW config

Table 29. HW config. register description

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_ G	Reserved	IO_G	Vpre_ G	Vcore_ G	Vother s_G	LS_det ect	Vaux not used	Vcca_ PNP_d etect	Vcca_ HW	Vaux_ HW	1	0	DBG

Table 30. HW config. description and configuration of the bits (default value in bold)

	Description	Report the hardware configuration of V _{PRE} (Buck only or Buck-Boost)								
LS_detect	0	Buck-Boost								
LS_detect	1	Buck only								
	Reset condition	Power On Reset / Refresh after LPOFF								
	Description	Report if V _{AUX} is used								
V _{AUX} not used	0	V _{AUX} is used (external PNP is assumed to be connected, V _{AUX} can be switched OFF/ON through SPI)								
V _{AUX} not used	1	V _{AUX} is not used								
	Reset condition	Power On Reset / Refresh after LPOFF								
	Description	Report the connection of an external PNP on V _{CCA}								
V	0	xternal PNP connected								
V _{CCA_PNP_DETECT}	1	Internal MOSFET								
	Reset condition	Power On Reset / Refresh after LPOFF								
	Description	Report the hardware configuration for V _{CCA}								
V	0	3.3 V								
V _{CCA_HW}	1	5.0 V								
	Reset condition	Power On Reset / Refresh after LPOFF								
	Description	Report the hardware configuration for V _{AUX}								
V	0	5.0 V								
V_{AUX_HW}	1	3.3 V								
	Reset condition	Power On Reset / Refresh after LPOFF								
	Description	Report the configuration of the DEBUG mode								
DBG	0	Normal operation								
DBO	1	DEBUG mode selected								
	Reset condition	Power On Reset / Refresh after LPOFF								

7.3.8 WU source

Table 31. WU source register description

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_ G	Reserve d	IO_G	Vpre_ G	Vcore_ G	Vother s_G	IO_5_ WU	IO_4_ WU	IO_3_ WU	IO_2_ WU	IO_1_ WU	IO_0_ WU	0	Phy_W U

Table 32. WU source. Description and configuration of the bits (default value in bold)

	Description	Report a wake-up event from IO_5
IO_5_WU	0	No Wake-up
10_5_740	1	WU event detected
	Reset condition	Power On Reset / Read
	Description	Report a wake-up event from IO_4
IO_4_WU	0	No Wake-up
10_4_00	1	WU event detected
	Reset condition	Power On Reset / Read
	Description	Report a wake-up event from IO_3
IO_3_WU	0	No Wake-up
10_5_446	1	WU event detected
	Reset condition	Power On Reset / Read
	Description	Report a wake-up event from IO_2
IO_2_WU	0	No Wake-up
10_2_	1	WU event detected
	Reset condition	Power On Reset / Read
	Description	Report a wake-up event from IO_1
IO_1_WU	0	No Wake-up
10_1_W0	1	WU event detected
	Reset condition	Power On Reset / Read
	Description	Report a wake-up event from IO_0
IO_0_WU	0	No Wake-up
10_0_0	1	WU event detected
	Reset condition	Power On Reset / Read
	Description	Report a wake-up event from CAN
Phy_WU	0	No Wake-up
,y_vvo	1	WU event detected
	Reset condition	Power On Reset / Read CAN_wu

7.3.9 IO input

Table 33. IO input register description

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_ G	Reserved	IO_G	Vpre_ G	Vcore_ G	Vother s_G	IO_5	IO_4	0	IO_3	IO_2	0	IO_1	IO_0

Table 34. IO input. Description and configuration of the bits

	Description	Report IO_5 digital state in Normal mode. No update in LPOFF mode since wake-up features available
IO_5	0	Low
10_3	1	High
	Reset condition	Power On Reset
	Description	Report IO_4 digital state in Normal mode. No update in LPOFF mode since wake-up features available
IO_4	0	Low
10_4	1	High
	Reset condition	Power On Reset
	Description	Report IO_3 digital state in Normal mode. No update in LPOFF mode since wake-up features available
IO_3	0	Low
10_3	1	High
	Reset condition	Power On Reset
	Description	Report IO_2 digital state in Normal mode. No update in LPOFF mode since wake-up features available
IO_2	0	Low
10_2	1	High
	Reset condition	Power On Reset
	Description	Report IO_1 digital state in Normal mode. No update in LPOFF mode since wake-up features available
IO_1	0	Low
10_1	1	High
	Reset condition	Power On Reset
	Description	Report IO_0 digital state in Normal mode. No update in LPOFF mode since wake-up features available
10_0	0	Low
10_0	1	High
	Reset condition	Power On Reset

7.3.10 Status VREG1

Table 35. STATUS VREG1 register description

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0
MISO	SPI_ G	WU	CAN_ G	Rese rved	IO_G	Vpre_ G	Vcore_ G	Vothers_ G	Reserve d	Ilim_pre	Twarn_pr e	BoB	Vpre_stat e	0	0	0

Table 36. Status VREG1. Description and configuration of the bits (default value in bold)

	Description	Report a current limitation condition on V _{PRE}
luu oos	0	No current limitation (I _{PRE_PK} < I _{PRE_LIM})
I _{LIM_PRE}	1	Current limitation (I _{PRE_PK} > I _{PRE_LIM})
	Reset condition	Power On Reset / Read
	Description	Report a thermal warning from V _{PRE}
T	0	No thermal warning (T _J < T _{WARN_PRE})
T _{WARN_PRE}	1	Thermal warning (T _J > T _{WARN_PRE})
	Reset condition	Power On Reset / Read
	Description	Report a running mode of V _{PRE}
BoB	0	Buck
БОБ	1	Boost
	Reset condition	Power On Reset
	Description	Report the activation state of V _{PRE} SMPS
V	0	SMPS OFF
V _{PRE_STATE}	1	SMPS ON
	Reset condition	Power On Reset

7.3.11 Status VREG2

Table 37. STATUS VREG2 register description

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_ G	Reserve d	IO_G	Vpre_ G	Vcore_ G	Vother s_G	Ilim_co re	Twarn_ core	Vcore_ state	Twarn_ cca	Ilim_cc a	Ilim_au x	Ilim_ca n	0

Table 38. Status VREG2. Description and configuration of the bits (default value in bold)

	Description	Report a current limitation condition on V _{CORE}
luu oons	0	No current limitation (I _{CORE_PK} < I _{CORE_LIM})
ILIM_CORE	1	Current limitation (I _{CORE_PK} > I _{CORE_LIM})
	Reset condition	Power On Reset / Read
	Description	Report a thermal warning from V _{CORE}
T _{WARN} CORE	0	No thermal warning (T _J < T _{WARN_CORE})
'WARN_CORE	1	Thermal warning (T _J > T _{WARN_CORE})
	Reset condition	Power On Reset / Read
	Description	Report the activation state of V _{CORE} SMPS
Voors ores	0	SMPS OFF
V _{CORE_STATE}	1	SMPS ON
	Reset condition	Power On Reset

Table 38. Status VREG2. Description and configuration of the bits (default value in bold)(continued)

	Description	Report a thermal warning from V _{CCA} . Available only for internal pass MOSFET
T	0	No thermal warning (T _J < T _{WARN_CCA})
T _{WARN_CCA}	1	Thermal warning (T _J > T _{WARN_CCA})
	Reset condition	Power On Reset
	Description	Report a current limitation condition on V _{CCA}
1	0	No current limitation (I _{CCA} < I _{CCA_LIM})
ILIM_CCA	1	Current limitation (I _{CCA} > I _{CCA_LIM})
	Reset condition	Power On Reset / Read
	Description	Report a current limitation condition on V _{AUX}
l	0	No current limitation (I _{AUX} < I _{AUX_LIM})
I _{LIM_} AUX	1	Current limitation (I _{AUX} > I _{AUX_LIM})
	Reset condition	Power On Reset / Read
	Description	Report a current limitation condition on V _{CAN}
1	0	No current limitation (I _{CAN} < I _{CAN_LIM})
ILIM_CAN	1	Current limitation (I _{CAN} > I _{CAN _LIM})
	Reset condition	Power On Reset / Read

7.3.12 Diag VREG1

Table 39. DIAG VREG1 register description

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	1	1	1	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_ G	Reserve d	IO_G	Vpre_ G	Vcore_ G	Vother s_G	Vsns_u v	Vsup_u v_7	Tsd_pr e	Vpre_ OV	Vpre_u v	Tsd_co re	Vcore_ FB_OV	Vcore_ FB_uv

Table 40. Diag VREG1. Description and configuration of the bits (default value in bold)

	i .	
	Description	Detection of V _{BATTERY} below V _{SNS_UV}
V _{SNS_UV}	0	V _{BAT} > V _{SNS_UV}
V SNS_UV	1	V _{BAT} < V _{SNS_UV}
	Reset condition	Power On Reset / Read
	Description	Detection of V _{SUP} below V _{SUP_UV_7}
Va., 5	0	V _{SUP} > V _{SUP_UV_7}
V _{SUP_UV_7}	1	V _{SUP} < V _{SUP_UV_7}
	Reset condition	Power On Reset / Read
	Description	Thermal shutdown of V _{PRE}
T	0	No TSD (T _J < T _{SD_PRE})
T _{SD_PRE}	1	TSD occurred (T _J > T _{SD_PRE})
	Reset condition	Power On Reset / Read

Table 40. Diag VREG1. Description and configuration of the bits (default value in bold) (continued)

	Description	V _{PRE} overvoltage detection
V	0	No overvoltage (V _{PRE} < V _{PRE_OV})
V _{PRE_OV}	1	Overvoltage detected (V _{PRE} > V _{PRE_OV})
	Reset condition	Power On Reset
	Description	V _{PRE} undervoltage detection
V	0	No undervoltage (VPRE > VPRE_UV)
V _{PRE_UV}	1	Undervoltage detected (V _{PRE} < V _{PRE_UV})
	Reset condition	Power On Reset / Read
	Description	Thermal shutdown of V _{CORE}
T	0	No TSD (T _J < T _{SD_CORE})
T _{SD_CORE}	1	TSD occurred $(T_J > T_{SD_CORE})$
	Reset condition	Power On Reset / Read
	Description	V _{CORE} overvoltage detection
V2005 50 0V	0	No overvoltage (V _{CORE_FB} < V _{CORE_FB_OV})
V _{CORE_FB_OV}	1	Overvoltage detected (V _{CORE_FB} > V _{CORE_FB_OV})
	Reset condition	Power On Reset / Read
	Description	V _{CORE} undervoltage detection
Voore en un	0	No undervoltage (V _{CORE_FB} > V _{CORE_FB_UV})
V _{CORE_FB_UV}	1	Undervoltage (V _{CORE_FB} < V _{CORE_FB_UV})
	Reset condition	Power On Reset / Read

7.3.13 Diag VREG2

Table 41. DIAG VREG2 register description

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_ G	Reserved	IO_G	Vpre_ G	Vcore_ G	Vother s_G	Tsd_C an	Vcan_ OV	Vcan_u v	0	Tsd_au x	Ilim_au x_off	Vaux_ OV	Vaux_u v

Table 42. Diag VREG2. Description and configuration of the bits (default value in bold)

	Description	Thermal shutdown of V _{CAN}
T	0	NO TSD (T _J < T _{SD_CAN})
T _{SD_CAN}	1	TSD occurred $(T_J > T_{SD_CAN})$
	Reset condition	Power On Reset / Read
	Description	V _{CAN} Overvoltage detection
V	0	No Overvoltage (V _{CAN} < V _{CAN_OV})
V _{CAN_OV}	1	Overvoltage detected (V _{CAN} > V _{CAN_OV})
	Reset condition	Power On Reset / Read

Table 42. Diag VREG2. Description and configuration of the bits (default value in bold) (continued)

	Description	V _{CAN} undervoltage detection
Vannu	0	No undervoltage (V _{CAN} > V _{CAN_UV})
V _{CAN_UV}	1	Undervoltage detected (V _{CAN} < V _{CAN_UV})
	Reset condition	Power On Reset / Read
	Description	Thermal shutdown of V _{AUX}
Topv	0	No TSD $(T_J < T_{SD_AUX})$
T _{SD_AUX}	1	TSD occurred $(T_J > T_{SD_AUX})$
	Reset condition	Power On Reset
	Description	Maximum current limitation duration
hur was oss	0	T_LIMITATION < TAUX_LIM_OFF
ILIM_AUX_OFF	1	T_LIMITATION >TAUX_LIM_OFF
	Reset condition	Power On Reset / Read
	Description	V _{AUX} overvoltage detection
V _{AUX_OV}	0	No overvoltage (V _{AUX} < V _{AUX_OV})
*AUX_OV	1	Overvoltage detected (V _{AUX} > V _{AUX_OV})
	Reset condition	Power On Reset / Read
	Description	V _{AUX} undervoltage detection
V _{AUX_UV}	0	No undervoltage $(V_{AUX} > V_{AUX_UV})$
* AUX_UV	1	Undervoltage detected (V _{AUX} < V _{AUX_UV})
	Reset condition	Power On Reset / Read

7.3.14 Diag VREG3

Table 43. DIAG VREG3 register description

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_ G	Reserved	10_G	Vpre_ G	Vcore_ G	Vother s_G	Tsd_cc a	0	Ilim- cca_off	0	Vcca_ OV	0	Vcca_ UV	0

Table 44. Diag VREG3. Description and configuration of the bits (default value in bold)

	Description	Thermal shutdown of V _{CCA}
Top oo.	0	NO TSD (T _J < T _{SD_CCA})
T _{SD_CCA}	1	TSD occurred $(T_J > T_{SD_CCA})$
	Reset condition	Power On Reset / Read
	Description	Maximum current limitation duration. Available only when an external PNP is connected
l	0	T_LIMITATION < T _{CCA_LIM_OFF}
ILIM_CCA_OFF	1	T_LIMITATION >TCCA_LIM_OFF
	Reset condition	Power On Reset / Read

Table 44. Diag VREG3. Description and configuration of the bits (default value in bold) (continued)

	Description	V _{CCA} overvoltage detection
V _{CCA OV}	0	No overvoltage (V _{CCA} < V _{CCA_OV})
VCCA_OV	1	Overvoltage detected (V _{CCA} > V _{CCA_OV})
	Reset condition	Power On Reset / Read
	Description	V _{CCA} undervoltage detection
V _{CCA UV}	0	No undervoltage ($V_{CCA} > V_{CCA_UV}$)
VCCA_UV	1	Undervoltage detected (V _{CCA} < V _{CCA_UV})
	Reset condition	Power On Reset

7.3.15 Diag CAN1

Table 45. DIAG CAN1 register description

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_ G	Reserve d	IO_G	Vpre_ G	Vcore_ G	Vother s_G	CANH_ batt	CANH_ gnd	CANL_ batt	CANL_ gnd	CAN_d ominan t		RXD_r ecessiv e	. –

Table 46. Diag CAN1. Description and configuration of the bits (default value in bold)

	Description	CANH short-circuit to battery detection
CANH_batt	0	No failure
CANTI_Datt	1	Failure detected
	Reset condition	Power On Reset / Read
	Description	CANH short-circuit to GND detection
CANH_gnd	0	No failure
CANT_grid	1	Failure detected
	Reset condition	Power On Reset / Read
	Description	CANL short-circuit to battery detection
CANL_batt	0	No failure
OAIVE_batt	1	Failure detected
	Reset condition	Power On Reset / Read
	Description	CANL short-circuit to GND detection
CANL gnd	0	No failure
OAIVE_glid	1	Failure detected
	Reset condition	Power On Reset / Read
	Description	CAN Bus dominant clamping detection
CAN_dominant	0	No failure
5/AN_GOMMAN	1	Failure detected
	Reset condition	Power On Reset / Read

Table 46. Diag CAN1. Description and configuration of the bits (default value in bold) (continued)

	Description	RXD recessive clamping detection (short-circuit to 5.0 V)
RXD_recessive	0	No failure
TOOD_TOOCSSIVE	1	Failure detected
	Reset condition	Power On Reset / Read
	Description	TXD dominant clamping detection (short-circuit to GND)
TXD dominant	0	No failure
TXD_dominant	1	Failure detected
	Reset condition	Power On Reset / Read

7.3.16 Diag CAN

Table 47. DIAG CAN register description

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_G	Reserv ed	IO_G	Vpre_G	Vcore_ G	Vothers _G	Reserv ed	Reserv ed	0	Reserv ed	Reserv ed	0	CAN_O T	CAN_O C

Table 48. Diag CAN. Description and configuration of the bits (default value in bold)

	Description	CAN overtemperature detection
CAN_OT	0	No failure
CAN_O1	1	Failure detected
	Reset condition	Power On Reset / Read
	Description	CAN overcurrent detection
CAN OC	0	No failure
OAIV_OO	1	Failure detected
	Reset condition	Power On Reset / Read

7.3.17 Diag SPI

Table 49. DIAG SPI register description

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	0	0	1	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_G	Reserv ed	IO_G	Vpre_G	Vcore_ G	Vothers _G	SPI_err	0	SPI_clk	0	SPI_re q	0	SPI_pa rity	0

Table 50. Diag SPI. Description and configuration of the bits (default value in blue)

	Description	Secured SPI communication check
SPI_err	0	No error
Si i_eii	1	Error detected in the secured bits
	Reset condition	Power On Reset / Read
	Description	SCLK error detection
SPI_CLK	0	16 clock cycles during NCS low
SI I_OLK	1	Wrong number of clock cycles (<16 or > 16)
	Reset condition	Power On Reset / Read
	Description	Invalid SPI access (Wrong Write or Read, Write to INIT registers in normal mode, wrong address)
SPI_req	0	No error
Or I_ICq	1	SPI violation
	Reset condition	Power On Reset / Read
	Description	SPI parity bit error detection
SPI_parity	0	Parity bit OK
Or I_parity	1	Parity bit error
	Reset condition	Power On Reset / Read

7.3.18 Mode

Table 51. MODE register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	1	0	1	0	1	Р	0	0	Goto_L POFF	INT_re quest	Secure _3	Secure _2	Secure _1	Secure _0
MISO	SPI_G	WU	CAN_G	Reserv ed	IO_G	Vpre_G	Vcore_ G	Vothers _G	Reserv ed	Reserv ed	Reserv ed	Reserv ed	INIT	Normal	Reserv ed	Reserv ed

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_G	Reserv ed	IO_G	Vpre_G	Vcore_ G	Vothers _G	Reserv ed	Reserv ed	Reserv ed	Reserv ed	INIT	Normal	Reserv ed	Reserv ed

Table 52. MODE. Description and configuration of the bits (default value in bold)

	Description	Configure the device in Low Power mode V _{REG} OFF (LPOFF)
Goto_LPOFF	0	No action
GOIO_LFOIT	1	LPOFF mode
	Reset condition	Power On Reset
	Description	Report if INIT mode of the main logic state machine is entered
INIT	0	Not in INIT mode
IIVII	1	INIT MODE
	Reset condition	Power On Reset
	Description	Report if Normal mode of the main logic state machine is entered
Normal	0	Not in Normal mode
Normal	1	Normal mode
	Reset condition	Power On Reset
	Description	Request for an INT pulse
INT_request	0	No Request
iivi_request	1	Request for an INT pulse
	Reset condition	Power On Reset
	Description	Secured bits based on write bits
Secure 3:0		Secured_3 = NOT(bit5) Secured_2 = NOT(bit4) Secured_1 = bit7 Secured_0 = bit6

7.3.19 Vreg mode

Table 53. VREG MODE register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	1	0	1	1	0	Р	Vcore_ EN	Vcca_ EN	Vaux_ EN	Vcan_ EN	Secure _3	Secure _2	Secure _1	Secure _0
MISO	SPI_G	WU	CAN_ G	Reserve d	IO_G	Vpre_ G	Vcore_ G	Vother s_G	Reserv ed	Reserv ed	Reserv ed	Reserv ed	Vcore_ EN	Vcca_ EN	Vaux_ EN	Vcan_ EN

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_ G	Reserve d	10_G	Vpre_ G	Vcore_ G	Vother s_G	Reserv ed	Reserv ed	Reserv ed	Reserv ed	Vcore_ EN	Vcca_ EN	Vaux_ EN	Vcan_ EN

Table 54. VREG MODE. Description and configuration of the bits (default value in bold)

	Description	V _{CORE} control (Switch OFF NOT recommended if V _{CORE} is SAFETY critical)
V	0	DISABLED
V _{CORE_EN}	1	ENABLED
	Reset condition	Power On Reset
	Description	V _{CCA} control (Switch OFF NOT recommended if V _{CCA} is SAFETY critical)
V	0	DISABLED
V _{CCA_EN}	1	ENABLED
	Reset condition	Power On Reset
	Description	V _{AUX} control (Switch OFF NOT recommended if V _{AUX} is SAFETY critical)
V	0	DISABLED
V _{AUX_EN}	1	ENABLED
	Reset condition	Power On Reset
	Description	V _{CAN} control
V	0	DISABLED
V _{CAN_EN}	1	ENABLED
	Reset condition	Power On Reset
	Description	Secured bits based on write bits
Secure 3:0		Secured_3 = NOT(bit5) Secured_2 = NOT(bit4) Secured_1 = bit7 Secured_0 = bit6

7.3.20 **IO_OUT-AMUX**

Table 55. IO_OUT-AMUX register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	1	0	1	1	1	Р	IO_out _4_EN	IO_out _4	IO_out _5_EN	IO_out _5	0	Amux_ 2	Amux_ 1	Amux_ 0
MISO	SPI_G	WU	CAN_G	Reserv ed	10_G	Vpre_G	Vcore_ G	Vothers _G	IO_out _4_EN	IO_oou t_4	IO_out _5_EN	IO_out _5	Reserv ed	Amux_	Amux_ 1	Amux_ 0

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0
							•								•	
MISO	SPI_G	WU	CAN_G	Reserv ed	IO_G	Vpre_G	Vcore_ G	Vothers _G	IO_out _4_EN	IO_out _4	IO_out _5_EN	IO_out _5	Reserv ed	Amux_ 2	Amux_ 1	Amux_ 0

Table 56. IO_OUT-AMUX. Description and configuration of the bits (default value in bold)

Description	Enable the output gate driver capability for IO_4
0	High-impedance (IO_4 configured as input)
1	ENABLED (IO_4 configured as output gate driver)
Reset condition	Power On Reset
Description	Configure IO_4 output gate driver state
0	LOW
1	HIGH
Reset condition	Power On Reset
Description	Enable the output gate driver capability for IO_5
0	High-impedance (IO_5 configured as input)
1	ENABLED (IO_5 configured as output gate driver)
Reset condition	Power On Reset
Description	Configure IO_5 output gate driver state
0	LOW
1	HIGH
Reset condition	Power On Reset
Description	Select AMUX output
000	Vref
111	Die Temperature Sensor
Reset condition	Power On Reset
	Reset condition Description 1 Reset condition 1 Reset condition Description 0 1 Reset condition Description 0 1 Reset condition Description 0 1 Reset condition Description

7.3.21 CAN mode

Table 57. CAN MODE register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	1	1	0	0	0	Р	CAN_ mode_ 1	CAN_ mode_ 0	CAN_a uto_dis	0	0	0	0	0
MISO	SPI_G	WU	CAN_ G	Reserved	IO_G	Vpre_ G	Vcore_ G	Vother s_G	CAN_ mode_ 1	CAN_ mode_ 0	CAN_a uto_dis	Reserv ed	Reserv ed	Reserv ed	CAN_w u	Reserv ed

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_ G	Reserved	IO_G	Vpre_ G	Vcore_ G	Vother s_G	CAN_ mode_ 1	CAN_ mode_ 0	CAN_a uto_dis	Reserv ed	Reserv ed	Reserv ed	CAN_w u	Reserv ed

Table 58. CAN MODE. Description and configuration of the bits (default value in bold)

	Description	Configure the CAN mode
	00	Sleep / NO wake-up capability
CAN_mode_1:0	01	LISTEN ONLY
CAN_INDUC_1.0	10	Sleep / Wake-up capability
	11	Normal operation mode
	Reset condition	Power On Reset
	Description	Automatic CAN Tx disable
CAN_auto_dis	0	NO auto disable
OAN_adio_dis	1	Reset CAN_mode from "11" to "01" on CAN over temp or TXD dominant or RXD recessive event
	Reset condition	Power On Reset
	Description	Report a wake-up event from the CAN
CAN_wu	0	No wake-up
OAN_Wu	1	Wake-up detected
	Reset condition	Power On Reset / Read

Notes

7.3.22 Can_Mode_2

Table 59. CAN_MODE_2 register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	0	1	1	0	0	1	Р	0	0	0	Vcan_ OV_Mo n	secure _3	secure _2	secure _1	secure _0
											1			1		
MISO	SPI_G	WU	CAN_G	Reserv ed	IO_G	Vpre_G	Vcore_ G	Vothers _G	0	0	0	0	Vcan_ OV_Mo n	Reserv ed	Reserv ed	Reserv ed

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_G	Reserv ed	IO_G	Vpre_G	Vcore_ G	Vothers _G	0	0	0	0	Vcan_ OV_Mo n	Reserv ed	Reserv ed	Reserv ed

^{22.} CAN mode is automatically configured to "sleep + wake-up capability[10]" if CAN mode was different than "sleep + no wake-up capability [00]" before the device enters in LPOFF. After LPOFF, the initial CAN mode prior to enter LPOFF is restored.

Table 60. CAN_MODE_2. Description and configuration of the bits (default value in bold)

	Description	VCAN OV Monitoring
Vcan OV Mon	0	OFF. V _{CAN} OV is not monitored. Flag is ignored
vcan_ov_wom	1	ON. V _{CAN} OV flag is under monitoring. In case of OV the V _{CAN} regulator is switched OFF.
	Reset condition	Power On Reset
	Description	Secured bits based on write bits
Secure 3:0		Secured_3 = NOT(bit5)
Secure 5.0		Secured_2 = NOT(bit4)
		Secured_1 = bit7
		Secured_0 = bit6

7.3.23 INIT SUPERVISOR1

Table 61. INIT SUPERVISOR1 register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	0	0	0	1	Р	Vcore_ FS1	Vcore_ FS_0	Vcca_F S_1	Vcca_F S_0	secure _3	Secure _2	Secure _1	Secure _0
MISO	SPI_G	WU	CAN_G	Reserv ed	IO_G	Vpre_G	Vcore_ G	Vothers _G	SPI_FS _err	SPI_FS _CLK	SPI_FS _Req	SPI_FS _Parity	Vcore_ FS1	Vcore_ FS_0	Vcca_F S_1	Vcca_F S_0

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_G	Reserv ed	IO_G	Vpre_G	Vcore_ G	Vothers _G	SPI_FS _err	SPI_FS _CLK	SPI_FS _Req	SPI_FS _Parity	Vcore_ FS1	Vcore_ FS_0	Vcca_F S_1	Vcca_F S_0

Table 62. INIT SUPERVISOR1. Description and configuration of the bits (default value in bold)

	Description	V _{CORE} safety input.
	00	No effect of V _{CORE_FB_OV} and V _{CORE_FB_UV} on RSTb and FSxx
Vcore_FS1:0	01	$V_{CORE_FB_OV}$ DOES HAVE an impact on RSTb and FSxx. $V_{CORE_FB_UV}$ DOES HAVE an impact on RSTb only
	10	V _{CORE_FB_OV} DOES HAVE an impact on RSTb and FSxx. No effect of V _{CORE_FB_UV} on RSTb and FSxx
	11	Both V _{CORE_FB_OV} and _{VCORE_FB_UV} DO HAVE an impact on RSTb and FSxx
	Reset condition	Power On Reset
	Description	V _{CCA} safety input.
	00	No effect of V _{CCA_OV} and V _{CCA_UV} on RSTb and FSxx
Vcca FS1:0	01	V _{CCA_OV} DOES HAVE an impact on RSTb and FSxx. V _{CCA_UV} DOES HAVE an impact on RSTb only
VCCa_1 31.0	10	V _{CCA_OV} DOES HAVE an impact on RSTb and FSxx. No effect of V _{CCA_UV} on RSTb and FSxx
	11	Both V _{CCA_OV} and V _{CCA_UV} DO HAVE an impact on RSTb and FSxx
	Reset condition	Power On Reset

Table 62. INIT SUPERVISOR1. Description and configuration of the bits (default value in bold) (continued)

	Description	Secured bits based on write bits
Secure3:0		Secured_3 = NOT(bit5) Secured_2 = NOT(bit4) Secured_1 = bit7 Secured_0 = bit6
	Description	Secured SPI communication check, concerns Fail-safe logic only
SPI_FS_err	0	No error
01 1_1 0_c11	1	Error detected in the secured bits
	Reset condition	Power On Reset
	Description	SCLK error detection, concerns internal error in fail-safe logic only and external errors (at pin level) for both main and fail-safe logics. Other errors flagged by the SPI_CLK_ bit
SPI_FS_CLK	0	16 clock cycles during NCS low
	1	Wrong number of clock cycles (<16 or >16)
	Reset condition	Power On Reset
	Description	Invalid SPI access (Wrong Write or Read, Write to INIT registers in Normal mode, wrong address), concerns fail-safe logic only.
SPI_FS_Req	0	No error
	1	SPI violation
	Reset condition	Power On Reset
	Description	SPI parity bit error detection, concerns fail-safe logic only
SPI_FS_Parity	0	Parity bit OK
3. 1_1 3_1 unity	1	Parity bit ERROR
	Reset condition	Power On Reset

7.3.24 INIT SUPERVISOR2

Table 63. INIT SUPERVISOR2 register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	0	0	1	0	Р	Vaux_F S1	Vaux_F S_0	0	DIS_8s	Secure _3	Secure _2	Secure _1	Secure _0
MISO	SPI_G	WU	CAN_G	Reserv ed	10_G	Vpre_G	Vcore_ G	Vothers _G	SPI_FS _err	SPI_FS _CLK	SPI_FS _req	SPI_FS _Parity	0	DIS_8s	Vaux_F S1	Vaux_F S_0

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_G	Reserv ed	IO_G	Vpre_G	Vcore_ G	Vothers _G	SPI_FS _err	SPI_FS _CLK	SPI_FS _req	SPI_FS _Parity	0	DIS_8s	Vaux_F S1	Vaux_F S_0

Table 64. INIT SUPERVISOR2. Description and configuration of the bits (default value in bold)

	1	
	Description	V _{AUX} safety input.
	00	No effect of V _{AUX_OV} and V _{AUX_UV} on RSTb and FSxx
Vaux_FS1:0	01	V _{AUX_OV} DOES HAVE an impact on RSTb and FSxx. V _{AUX_UV} DOES HAVE an impact on RSTb only
Vaux_1 31.0	10	V _{AUX_OV} DOES HAVE an impact on RSTb and FSxx. No effect of V _{AUX_UV} on RSTb and FSxx
	11	Both V _{AUX_OV} and V _{AUX_UV} DO HAVE an impact on RSTb and FSxx
	Reset condition	Power On Reset
	Description	Disable the 8.0 s timer used to enter Deep Fail-safe mode
DIS_8s	0	ENABLED
DI3_08	1	DISABLED
	Reset condition	Power On Reset
	Description	Secured bits based on write bits
Secure3:0		Secured_3 = NOT(bit5) Secured_2 = NOT(bit4) Secured_1 = bit7 Secured_0 = bit6
	Description	Secured SPI communication check, concerns fail-safe logic only.
CDI EC orr	0	No error
SPI_FS_err	1	Error detected in the secured bits
	Reset condition	Power On Reset
	Description	SCLK error detection, concerns internal error in fail-safe logic only and external errors (at pin level) for both main and fail-safe logics. Other errors flagged by SPI_CLK_ bit
SPI_FS_CLK	0	16 clock cycles during NCS low
	1	Wrong number of clock cycles (<16 or >16)
	Reset condition	Power On Reset
	Description	Invalid SPI access (Wrong Write or Read, Write to INIT registers in normal mode, wrong address), concerns fail-safe Logic only
SPI_FS_Req	0	No error
	1	SPI violation
	Reset condition	Power On Reset
	Description	SPI parity bit error detection, concerns fail-safe logic only
SDI ES Doritu	0	Parity bit OK
SPI_FS_Parity	1	Parity bit ERROR
	Reset condition	Power On Reset
	1	1

7.3.25 INIT SUPERVISOR3

Table 65. INIT SUPERVISOR3 register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	0	0	1	1	Р	0	Vcca_5 D	Vaux_5 D	0	Secure _3	Secure _2	Secure _1	Secure _0
MISO	SPI_G	WU	CAN_G	Reserv ed	IO_G	Vpre_G	Vcore_ G	Vothers _G	SPI_FS _err	SPI_FS _CLK	SPI_FS _req	SPI_FS _Parity	0	Reserv ed	Vcca_5 D	Vaux_5 D

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_G	Reserv ed	IO_G	Vpre_G	Vcore_ G	Vothers _G	SPI_FS _err	SPI_FS _CLK	SPI_FS _req	SPI_FS _Parity	0	Reserv ed	Vcca_5 D	Vaux_5 D

Table 66. INIT SUPERVISOR3. Description and configuration of the bits (default value in bold)

	Description	Configure the V _{CCA} undervoltage in degraded mode. Only valid for 5.0 V
V	0	Normal 5.0 V undervoltage detection threshold (V _{CCA_UV_5})
V _{CCA_5D}	1	Degraded mode, i.e lower undervoltage detection threshold applied (V _{CCA_UV_D})
	Reset condition	Power On Reset
	Description	Configure the V _{AUX} undervoltage in degraded mode. Only valid for 5.0 V
V	0	Normal 5.0 V undervoltage detection threshold (V _{AUX_UV_5})
V _{AUX_5D}	1	Degraded mode, i.e lower undervoltage detection threshold applied (V _{AUX_UV_5D})
	Reset condition	Power On Reset
	Description	Secured bits based on write bits
Secure3:0		Secured_3 = NOT(bit5) Secured_2= NOT(bit4) Secured_1=bit7 Secured_0=bit6
	Description	Secured SPI communication check, concerns fail-safe logic only
SPI_FS_err	0	No error
SFI_I S_eII	1	Error detected in the secured bits
	Reset condition	Power On Reset
	Description	SCLK error detection, concerns internal error in fail-safe logic only and external errors (at pin level) for both main and fail-safe logics. Other errors flagged by the SPI_CLK_ bit
SPI_FS_CLK	0	16 clock cycles during NCS low
	1	Wrong number of clock cycles (<16 or >16)
	Reset condition	Power On Reset

Table 66. INIT SUPERVISOR3. Description and configuration of the bits (default value in bold) (continued)

	Description	Invalid SPI access (Wrong Write or Read, Write to INIT registers in normal mode, wrong address), concerns fail-safe logic only
SPI_FS_Req	0	No error
	1	SPI violation
	Reset condition	Power On Reset
	Description	SPI parity bit error detection, concerns fail-safe logic only
SPI_FS_Parity	0	Parity bit OK
Si I_i S_i anty	1	Parity bit ERROR
	Reset condition	Power On Reset

7.3.26 Init FSSM1

Table 67. INIT FSSM1 register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	0	1	0	0	Р	IO_01_ FS	IO_1_F S	IO_45_ FS	RSTb_I ow	Secure _3	Secure _2	Secure _1	Secure _0
MISO	SPI_G	WU	CAN_ G	Reserved	IO_G	Vpre_ G	Vcore_ G	Vother s_G	SPI_F S_err	SPI_F S_CLK	SPI_F S_req	SPI_F S_Parit y	IO_01_ FS	IO_1_F S	IO_45_ FS	RSTb_I ow

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_ G	Reserved	IO_G	Vpre_ G	Vcore_ G	Vother s_G	SPI_F S_err	SPI_F S_CLK	SPI_F S_req	SPI_F S_Parit y	IO_01_ FS	IO_1_F S	IO_45_ FS	RSTb_I ow

Table 68. INIT FSSM1. Description and configuration of the bits (default value in bold)

	Description	Configure the couple of IO_1:0 as safety inputs
IO_01_FS	0	NOT SAFETY
10_01_13	1	SAFETY CRITICAL
	Reset condition	Power On Reset
	Description	Configure IO_1 as safety inputs
IO 1 FS	0	NOT SAFETY
10_1_10	1	SAFETY CRITICAL (External resistor bridge monitoring active)
	Reset condition	Power On Reset
	Description	Configure the couple of IO_5:4 as safety inputs
IO_45_FS	0	NOT SAFETY
10_40_10	1	SAFETY CRITICAL
	Reset condition	Power On Reset

Table 68. INIT FSSM1. Description and configuration of the bits (default value in bold) (continued)

	- · · ·	
	Description	Configure the Rstb LOW duration time
RSTb_low	0	10 ms
11010_1011	1	1.0 ms
	Reset condition	Power On Reset
	Description	Secured bits based on write bits
Secure3:0		Secured_3 = NOT(bit5) Secured_2 = NOT(bit4) Secured_1 = bit7 Secured_0 = bit6
	Description	Secured SPI communication check, concerns fail-safe logic only
SPI_FS_err	0	No error
31 1_1 3_en	1	Error detected in the secured bits
	Reset condition	Power On Reset
	Description	SCLK error detection, concerns internal error in fail-safe logic only and external errors (at pin level) for both main and fail-safe logics. Other errors flagged by the SPI_CLK_ bit
SPI_FS_CLK	0	16 clock cycles during NCS low
	1	Wrong number of clock cycles (<16 or >16)
	Reset condition	Power On Reset
	Description	Invalid SPI access (Wrong Write or Read, Write to INIT registers in normal mode, wrong address), concerns fail-safe logic only
SPI_FS_Req	0	No error
	1	SPI violation
	Reset condition	Power On Reset
	Description	SPI parity bit error detection, concerns fail-safe logic only
SPI_FS_Parity	0	Parity bit OK
OFI_I O_Failty	1	Parity bit ERROR
	Reset condition	Power On Reset

7.3.27 Init FSSM2

Table 69. INIT FSSM2 register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	0	1	0	1	Р	RSTb_ err_FS	IO_23_ FS	PS	0	Secure _3	Secure _2	Secure _1	Secure _0
MISO	SPI_G	WU	CAN_G	Reserv ed	10_G	Vpre_G	Vcore_ G	Vothers _G	SPI_FS _err	SPI_FS _CLK	SPI_FS _req	SPI_FS _Parity	RSTb_ err_FS	IO_23_ FS	PS	0

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_G	Reserv ed	10_G	Vpre_G	Vcore_ G	Vothers _G	SPI_FS _err	SPI_FS _CLK	SPI_FS _req	SPI_FS _Parity		IO_23_ FS	PS	0

Table 70. INIT FSSM2. Description and configuration of the bits (default value in bold)

	Description	Configure the couple of IO_3:2 as safety inputs for FCCU monitoring
10 22 55	0	NOT SAFETY
IO_23_FS	1	SAFETY CRITICAL
	Reset condition	Power On Reset
	Description	Configure the values of the RSTb error counter
RSTb_err_FS	0	intermediate = 3; final = 6
1.015_611_1 0	1	intermediate = 1; final = 2
	Reset condition	Power On Reset
	Description	Configure the F _{CCU} polarity
PS	0	Fccu_eaout_1:0 active HIGH
13	1	Fccu_eaout_1:0 active LOW
	Reset condition	Power On Reset
	Description	Secured bits based on write bits
Secure3:0		Secured_3 = NOT(bit5) Secured_2 = NOT(bit4) Secured_1 = bit7 Secured_0 = bit6
	Description	Secured SPI communication check, concerns fail-safe logic only
SPI_FS_err	0	No error
51 1_1 5_en	1	Error detected in the secured bits
	Reset condition	Power On Reset

Table 70. INIT FSSM2. Description and configuration of the bits (default value in bold) (continued)

	Description	SCLK error detection, concerns internal error in fail-safe logic only and external errors (at pin level) for both main and fail-safe logics. Other errors flagged by SPI_CLK_ bit
SPI_FS_CLK	0	16 clock cycles during NCS low
	1	Wrong number of clock cycles (<16 or >16)
	Reset condition	Power On Reset
	Description	Invalid SPI access (Wrong Write or Read, Write to INIT registers in normal mode, wrong address), concerns fail-safe Logic only
SPI_FS_Req	0	No error
	1	SPI violation
	Reset condition	Power On Reset
	Description	SPI parity bit error detection, concerns fail-safe logic only
SPI FS Parity	0	Parity bit OK
51 1_1 5_1 anty	1	Parity bit ERROR
	Reset condition	Power On Reset

7.3.28 WD window

Table 71. WD WINDOW register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	0	1	1	0	Р	_	WD_wi ndow2	_	WD_wi ndow0		Secure _2	Secure _1	Secure _0
MISO	SPI_G	WU	CAN_G	Reserv ed	10_G	Vpre_G	Vcore_ G	Vothers _G	SPI_FS _err	SPI_FS _CLK	SPI_FS _req	SPI_FS _Parity				WD_wi ndow0

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_G	Reserv ed	10_G	Vpre_G	Vcore_ G	Vothers _G	SPI_FS _err	SPI_FS _CLK	SPI_FS _req	SPI_FS _Parity		WD_wi ndow2		WD_wi ndow0

Any WRITE command to the WD_window in the Normal mode must be followed by a READ command to verify the correct change of the WD window duration

Table 72. WD Window. Description and configuration of the bits (default value in bold)

	Description	Configure the watchdog window duration. Duty cycle if set to 50%
	0000	DISABLE
	0001	1.0 ms
	0010	2.0 ms
	0011	3.0 ms
	0100	4.0 ms
	0101	6.0 ms
	0110	8.0 ms
	0111	12 ms
WD_Window_3:0	1000	16 ms
	1001	24 ms
	1010	32 ms
	1011	64 ms
	1100	128 ms
	1101	256 ms
	1110	512 ms
	1111	1024 ms
	Reset condition	Power On Reset
	Description	Secured bits based on write bits
Secure3:0		Secured_3 = NOT(bit5) Secured_2 = NOT(bit4) Secured_1 = bit7 Secured_0 = bit6
	Description	Secured SPI communication check, concerns fail-safe logic only
CDI EC am	0	No error
SPI_FS_err	1	Error detected in the secured bits
	Reset condition	Power On Reset
	Description	SCLK error detection, concerns internal error in fail-safe logic only and external errors (at pin level) for both main and fail-safe logics. Other errors flagged by the SPI_CLK bit.
SPI_FS_CLK	0	16 clock cycles during NCS low
	1	Wrong number of clock cycles (<16 or >16)
	Reset condition	Power On Reset
	Description	Invalid SPI access (Wrong Write or Read, Write to INIT registers in normal mode, wrong address), concerns fail-safe logic only
SPI_FS_Req	0	No error
	1	SPI violation
	Reset condition	Power On Reset
	Description	SPI parity bit error detection, concerns fail-safe logic only
SPI_FS_Parity	0	Parity bit OK
or i_r o_railly	1	Parity bit ERROR
	Reset condition	Power On Reset

7.3.29 WD_LFSR

Table 73. WD LFSR register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	0	1	1	1	Р	WD_LF SR_7	WD_LF SR_6	WD_LF SR_5	WD_LF SR_4	WD_LF SR_3	WD_LF SR_2	WD_LF SR_1	WD_LF SR_0
MISO	SPI_G	WU	CAN_ G	Reserve d	IO_G	Vpre_ G	Vcore_ G	Vother s_G	WD_LF SR_7	WD_LF SR_6	WD_LF SR_5	WD_LF SR_4	WD_LF SR_3	WD_LF SR_2	WD_LF SR_1	WD_LF SR_0

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_ G	Reserve d	IO_G	Vpre_ G	Vcore_ G	Vother s_G	WD_LF SR_7	WD_LF SR_6	WD_LF SR_5	WD_LF SR_4	WD_LF SR_3	WD_LF SR_2	WD_LF SR_1	WD_LF SR_0

Table 74. WD LFSR. Description and configuration of the bits (default value in bold)

	Description	WD 8 bits LFSR value. Used to write the seed at any time
WD LFSR 7:0	0	bit7:bit0: 10110010 default value at start-up or after a Power on reset: 0xB2 ^{(23), (24)}
WB_El OR_7.0	1	on rone of the delaut value at start-up of after a rower of reset. Oxb2
	Reset condition	Power On Reset

Notes

- 23. Value Bit7:Bit0: 1111 1111 is prohibited.
- 24. During a write command, MISO reports the previous register content.

7.3.30 WD answer

Table 75. WD answer register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	1	0	0	0			WD_an swer_6						WD_an swer_0
MISO	SPI_G	WU	CAN_G	Reserv ed	10_G	Vpre_G	Vcore_ G	Vothers _G	RSTb	FS0	WD	FS0_G	IO_FS_ G	0	FS_EC C	FS_reg _Ecc

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_G	Reserv ed	IO_G	Vpre_G	Vcore_ G	Vothers _G	RSTb	FS0	WD	FS0_G	IO_FS_ G	0	FS_EC C	FS_reg _Ecc

Table 76. WD answer. Description and configuration of the bits (default value in bold)

	-	
	Description	WD answer from the MCU
WD_answer_7:0	0	Answer = (NOT(((LFSR x 4)+6)-4))/4
WD_allswel_1.0	1	Aliswei – (NOT(((Li SK X 4)+0)-4))/4
	Reset condition	Power On Reset / RSTb LOW
	Description	Report a reset event
RSTb	0	No Reset
NOTE	1	Reset occurred
	Reset condition	Power On Reset / Read
	Description	Report a fail-safe event
FS0b	0	No fail-safe
1 300	1	Fail safe event occurred / Also default state at power-up after LPOFF as FS0b is asserted low
	Reset condition	Power On Reset / Read
	Description	Report a watchdog refresh ERROR
WD	0	WD refresh OK
VVD	1	WRONG WD refresh
	Reset condition	Power On Reset / Read
	Description	Report a fail-safe output failure
FS0_G	0	No failure
130_G	1	Failure
	Reset condition	Power On Reset / Read
	Description	Report an IO monitoring error
IO_FS_G	0	No error
10_1 3_0	1	Error detected
	Reset condition	Power On Reset
	Description	Report an error code correction on fail-safe state machine
FS_ECC	0	No ECC
F3_ECC	1	ECC done
	Reset condition	Power On Reset / Read
	Description	Report an error code correction on fail-safe registers
FS_req_ECC	0	No ECC
1 3_164_ECC	1	ECC done
	Reset condition	Power On Reset / Read

FS0_G = RSTB_short_high or FS0B_short_high or FS0B_short_low IO_FS_G = IO_01_fail or IO_1_fail or IO_23_fail or IO_45_fail

Values of the three registers WD_answer, WD_counter, and DIAG_FS2 are updated at the end of any SPI access to one of these registers. To always get up to date values, it is recommended to make two consecutive SPI accesses to these registers. Example: read WD_answer, read again WD_answer, read WD_counter, read DIAG_FS2. The first read updates the three registers and the second read report the latest information.

7.3.31 Fail-safe out (FS_out)

Table 77. Fail-safe out register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	1	0	0	1	Р	FS_out _7	FS_out _6	FS_out _5	FS_out _4	FS_out _3	FS_out _2	FS_out _1	FS_out _0
MISO	SPI_G	WU	CAN_G	Reserv ed	IO_G	Vpre_G	Vcore_ G	Vothers _G	0	0	0	0	0	0	0	0

Table 78. Fail-safe out. Description and configuration of the bits (default value in bold)

	Description	Secured 8 bits word to release the FS0b
FS out 7:0	0	Depend on LFSR_out value and calculation
F3_0ut_7.0	1	Depend on LFSK_out value and calculation
	Reset condition	Power On Reset -> Default = 00h

7.3.32 RSTB request

Table 79. RSTB request register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	1	0	1	0	Р	0	0	RSTb_r equest	0	Secure _3	Secure _2	Secure _1	Secure _0
MISO	SPI_G	WU	CAN_G	Reserv ed	IO_G	Vpre_G	Vcore_ G	Vothers _G	0	0	0	0	0	0	0	0

Table 80. RSTB request. Description and configuration of the bits (Default value in bold)

	Description	Request a RSTb low pulse
RSTb request	0	No request
NOTE_request	1	Request a RSTb low pulse
	Reset condition	Power On Reset / When RSTb done
	Description	Secured bits based on write bits
Secure3:0		Secured_3 = NOT(bit5) Secured_2 = NOT(bit4) Secured_1 = bit7 Secured_0 = bit6

7.3.33 INIT_WD

Table 81. INIT WD register description

Write

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	1	1	0	1	0	1	1	Р	WD_C NT_err or_1	WD_C NT_err or_0	WD_C NT_refr esh_1	WD_C NT_refr esh_0	secure 3	secure 2	secure 1	secure 0
MISO	SPI_G	WU	CAN_ G	Reserve d	IO_G	Vpre_ G	Vcore_ G	Vother s_G	SPI_F S_err	SPI_F S_CLK	SPI_F S_Req	SPI_F S_Parit y	WD_C NT_err or_1	WD_C NT_err or_0	WD_C NT_refr esh_1	WD_C NT_refr esh_0

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	1	0	1	1	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_ G	Reserve d	IO_G	Vpre_ G	Vcore_ G	Vother s_G	SPI_F S_err	SPI_F S_CLK	SPI_F S_Req	SPI_F S_Parit y	WD_C NT_err or_1	WD_C NT_err or_0		WD_C NT_refr esh_0

Table 82. INIT WD. Description and configuration of the bits (default value in bold)

	Description	Configure the maximum value of the WD error counter
	00	6
WD_CNT_error_1:0	01	6
WD_GIVI_ellGl_1.0	10	4
	11	2
	Reset Condition	Power On Reset
	Description	Configure the maximum value of the WD refresh counter
	00	6
WD_CNT_refresh_	01	4
1:0	10	2
	11	1
	Reset Condition	Power On Reset
	Description	Secured bits based on write bits
Secure3:0		Secured_3 = NOT(bit5) Secured_2 = NOT(bit4) Secured_1 = bit7 Secured_0 = bit6
	Description	Secured SPI communication check, concerns fail-safe logic only
SPI_FS_err	0	No error
0.1_1 0_0.1	1	Error detected in the secured bits
	Reset condition	Power On Reset

Table 82. INIT WD. Description and configuration of the bits (default value in bold) (continued)

	Description	SCLK error detection, concerns internal error in fail-safe logic only and external errors (at pin level) for both main and fail-safe logics. Other errors flagged by the SPI_CLK bit.
SPI_FS_CLK	0	16 clock cycles during NCS low
	1	Wrong number of clock cycles (<16 or >16)
	Reset condition	Power On Reset
	Description	Invalid SPI access (Wrong Write or Read, Write to INIT registers in normal mode, wrong address), concerns fail-safe logic only
SPI_FS_Req	0	No error
	1	SPI violation
	Reset condition	Power On Reset
	Description	SPI parity bit error detection, concerns fail-safe logic only
SPI_FS_Parity	0	Parity bit OK
5. 1_1 5_1 anty	1	Parity bit ERROR
	Reset condition	Power On Reset

7.3.34 Diag FS1

Table 83. DIAG FS1 register description

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_G	Reserv ed	IO_G	Vpre_G	Vcore_ G	Vothers _G	RSTb_ ext	RSTb_ diag	0	FS0b_ diag_1	FS0b_ diag_0	0	0	0

Table 84. Diag FS1. Description and configuration of the bits (default value in bold)

	Description	Report a RSTb short-circuit to HIGH
RSTb_diag	0	No Failure
NOTE_diag	1	Short-circuit HIGH
	Reset condition	Power On Reset / Read
	Description	Report an external RSTb
RSTb_ext	0	No external RSTb
NOTD_ext	1	External RSTb
	Reset condition	Power On Reset / Read
	Description	Report a failure on FS0b
	00	No Failure
FS0b_diag_1:0	01	Short-circuit LOW / open load
	1X	Short-circuit HIGH
	Reset condition	Power On Reset / Read

7.3.35 WD counter

Table 85. WD counter register description

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	1	1	0	1	0	0	0	0	0	0	0	0	0
MISO	SPI_ G	WU	CAN_ G	Rese rved	IO_G	Vpre_ G	Vcore_ G	Vothers_ G	WD_err _2	WD_err _1	WD_err _0	0	WD_ref resh_2	_	WD_refr esh_0	0

Table 86. WD counter. Description and configuration of the bits (default value in bold)

	Description	Report the value of the watchdog error counter					
WD err 2:0	000	From 0 to 5 (6 generates a Reset and this counter is reset to 0)					
WD_en_2.0	to 110	1 10111 0 to 3 (0 generates a resset and this counter is reset to 0)					
	Reset condition	Power On Reset					
	Description	Report the value of the watchdog refresh counter					
WD refresh 2:0	000	From 0 to 6 (7 generate a decrease of the RST err cnt and this counter is reset to 0)					
VVD_refresh_2.0	to 111	Troni o to o (7 generate a decrease of the Not_en_en and this counter is reset to o)					
	Reset condition	Power On Reset					

7.3.36 Diag FS2

Table 87. DIAG FS2 register description

Read

	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
MOSI	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0
MISO	SPI_G	WU	CAN_G	Reserv ed	10_G	Vpre_G	Vcore_ G	Vothers _G	RSTb_ err_2	RSTb_ err_1	RSTb_ err_0	0	IO_45_ fail	IO_23_ fail	IO_1_F ail	IO_01_ fail

Table 88. Diag FS2. Description and configuration of the bits (default value in bold)

	Description	Report the value of the RSTb error counter				
RSTb_err_2:0	000 001 110	Error counter is set to 1 by default				
	Reset condition	Power On Reset				
	Description	Report an error in the IO_45 protocol				
IO_45_fail	0	No error				
10_ 1 3_1a11	1	Error detected				
	Reset condition	Power On Reset / Read				

Table 88. Diag FS2. Description and configuration of the bits (default value in bold) (continued)

	Description	Report an error in the FCCU protocol
IO_23_fail	0	No error
10_23_1aii	1	Error detected
	Reset condition	Power On Reset / Read
	Description	Report an error in the IO_1 monitoring (external resistor string monitoring)
IO_1_fail	0	No error
10_1_1411	1	Error detected
	Reset condition	Power On Reset
	Description	Report an error in the IO_01 protocol
IO_01_fail	0	No error
10_01_1011	1	Error detected
	Reset condition	Power On Reset / Read

8 List of interruptions and description

The INTB output pin generates a low pulse when an Interrupt condition occurs. The INTB behavior as well as the pulse duration are set through the SPI during INIT phase. It is possible to mask some Interruption source (see Detail of register mapping).

Table 89. Interruptions list

Event	Description
V _{SNS_UV}	Detection of V _{BATTERY} below 8.5 V
V _{SUP_UV_7}	Detection of V _{SUP} below 7.0 V (after reverse current protection diode)
I _{LIM_PRE}	Pre-regulator Current Limitation
T _{WARN_PRE}	Temperature warning on the pass transistor
ВоВ	Return the running state of V _{PRE} converter (Buck or Boost mode)
V _{PRE_STATE} (V _{PRE_SMPS_EN})	Return the activation state of V _{PRE} DC/DC converter
V _{PRE} OV	Report a V _{PRE} overvoltage detection
V _{PRE} UV	Report a V _{PRE} undervoltage detection
I _{LIM_CORE}	V _{CORE} Current limitation
T _{WARN_CORE}	Temperature warning on the pass transistor
V _{CORE_STATE} (V _{CORE_SMPS_EN})	Return the activation state of V _{CORE} DC/DC converter
V _{CORE} OV	Report a V _{CORE} overvoltage detection
V _{CORE} UV	Report a V _{CORE} undervoltage detection
I _{LIM_CCA}	V _{CCA} Current limitation
T _{WARN_CCA}	Temperature warning on the pass transistor (Internal Pass transistor only)
TSD _{VCCA}	Temperature shutdown of the VCCA
I _{LIM_CCA_OFF}	Current limitation maximum duration expiration. Only used when external PNP connected.
V _{CCA} OV	Report a V _{CCA} overvoltage detection
V _{CCA} UV	Report a V _{CCA} undervoltage detection
I _{LIM_AUX}	V _{AUX} Current limitation
I _{LIM_AUX_OFF}	Current limitation maximum duration expiration. Only used when external PNP connected.
V _{AUX} OV	Report a V _{AUX} overvoltage detection
V _{AUX} UV	Report a V _{AUX} undervoltage detection
TSD _{VAUX}	Temperature shutdown of the VAUX
I _{LIM_CAN}	V _{CAN} Current limitation
V _{CAN} OV	Report a V _{CAN} overvoltage detection
V _{CAN} UV	Report a V _{CAN} undervoltage detection
TSD _{CAN}	Temperature shutdown on the pass transistor. Auto restart when $T_J < (TSD_{CAN} - TSD_{CAN_HYST})$.
IO_0	Report IO_0 digital state change
IO_1	Report IO_1 digital state change
IO_2	Report IO_2 digital state change
IO_3	Report IO_3 digital state change
IO_4	Report IO_4 digital state change
IO_5	Report IO_5 digital state change
IO_0_WU	Report IO_0 WU event

Table 89. Interruptions list (continued)

IO_1_WU	Report IO_1 WU event
IO_2_WU	Report IO_2 WU event
IO_3_WU	Report IO_3 WU event
IO_4_WU	Report IO_4 WU event
IO_5_WU	Report IO_5 WU event
CAN_WU	Report a CAN wake-up event
CAN_OT	CAN overtemperature detection
RXD_recessive	CAN RXD recessive clamping detection (short-circuit to 5.0 V)
TXD_dominant	CAN TXD dominant clamping detection (short circuit to GND)
CAN_dominant	CAN bus dominant clamping detection
INT_Request	MCU request for an Interrupt pulse
SPI_err	Secured SPI communication check
SPI_CLK	Report a wrong number of CLK pulse different than 16 during the NCS low pulse in Main state machine
SPI_Req	Invalid SPI access (Wrong write or read, write to INIT registers in normal mode, wrong address)
SPI_Parity	Report a Parity error in Main state machine

9 Typical applications




Figure 49. FS6407/FS6408 simplified application schematic with non-inverting buck-boost configuration




Figure 50. V_{AUX}/V_{CCA} connection




Figure 51. VCCA connection, V_{AUX} not used




Figure 52. V_{AUX} not used, V_{CCA} configuration up to 100 mA

10 Packaging


10.1 Package mechanical dimensions

Package dimensions are provided in package drawings. To find the most current package outline drawing, go to www. NXP.com and perform a keyword search for the drawing's document number.

Table 90. Package mechanical dimensions


Package	Suffix	Package outline drawing number
7.0 x 7.0, 48-Pin LQFP Exposed Pad, with 0.5 mm pitch, and a 4.5 x 4.5 exposed pad	AE	98ASA00173D





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
48 LEAD LQFP, 7X7X1.4 PKG,		DOCUMENT NO): 98ASA00173D	REV: A
		CASE NUMBER	2003–02	30 JUN 2011
		STANDARD: JE	IDEC MS-026 BBC	





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
0.5 PITCH. 4.5X4.5 EXPOSED PAD		DOCUMENT NO): 98ASAOO173D	REV: A
		CASE NUMBER	R: 2003–02	30 JUN 2011
		STANDARD: JE	DEC MS-026 BBC	



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.

A DIMENSION TO BE DETERMINED AT SEATING PLANE C.

THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08MM AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07MM.

THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25MM PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.

A EXACT SHAPE OF EACH CORNER IS OPTIONAL.

** THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1MM AND 0.25MM FROM THE LEAD TIP.

A HATCHED AREA TO BE KEEP OUT ZONE FOR PCB ROUTING.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANIC	AL OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:	DOCUMENT NO	D: 98ASAO0173D	REV: A
48 LEAD LQFP, 7X7X1.4 PKG,	CASE NUMBER: 2003-02		30 JUN 2011
0.5 PITCH, 4.5X4.5 EXPOSED PAD	STANDARD: JE	EDEC MS-026 BBC	

11 References

The following are URLs where you can obtain information on related NXP products and application solutions

Support pages	Description	URL	
AN4766	MC33907_08 System Basis Chip: Recommendations for PCB layout and external components	https://www.nxp.com/webapp/Download?colCode=AN4766	
AN4661	Designing the VCORE Compensation Network For The MC33907/MC33908 System Basis Chips	http://www.nxp.com/files/analog/doc/app_note/AN4661.pdf	
AN4442	Integrating the MPC5643L and MC33907/08 for Safety Applications	http://www.nxp.com/files/analog/doc/app_note/AN4442.pdf	
AN4388	Quad Flat Package (QFP)	http://www.nxp.com/files/analog/doc/app_note/AN4388.pdf	
AN4843	Low-power Wireless Charging Using the NXP WCT1001A Controller	http://www.nxp.com/files/microcontrollers/doc/app_note/AN4843.pdf	
AN5099	Integrating the MPC5744P and MC33907/08 for Safety Applications	http://www.nxp.com/files/microcontrollers/doc/app_note/AN5099.pdf	
MC33907- MC33908PDTCALC	MC33907_8 Power Dissipation Tool	http://www.nxp.com/files/software_development_tools/calculators/ MC33907-MC33908-PDT-CALC.xlsx	
V _{CORE} Compensation Network Simulation Tool		Upon demand	
MC33907_8SMUG	MC33907_8NAE, MC33907/8NAE Safety Manual	https://www.nxp.com/webapp/Download?colCode=MC33907NL-33908NLSMUG	
FMEDA	MC33907_8 FMEDA	Upon demand	
KIT34FS6407EVB	Evaluation Board	http://www.nxp.com/products/analog-power-management/transceivers/can-physical-interfaces/evaluation-board-mc34fs6407-safe-dc-dc-up-to-800-ma:KIT34FS6407EVB	
KIT34FS6408EVB	Evaluation Board	http://www.nxp.com/products/analog-power-management/transceivers/can-physical-interfaces/evaluation-board-mc34fs6407-safe-dc-dc-up-to-800-ma:KIT34FS6408EVB	
KIT33908MBEVBE	Evaluation Mother Board (EVM)	http://www.nxp.com/webapp/sps/site/ prod_summary.jsp?code=KIT33908MBEVBE	
KITMPC5643DBEVM	Evaluation Daughter Board (Qorivva MPC5643L)	http://www.nxp.com/webapp/sps/site/ prod_summary.jsp?code=KITMPC5643DBEVM	
KITMPC5744DBEVM	Evaluation daughter board - MPC5744P, 32-bit Microcontroller	http://www.nxp.com/products/power-architecture-processors/mpc5xxx-5xxx-32-bit-mcus/mpc57xx-mcus/evaluation-daughter-board- NXP-mpc5744p-32-bit-microcontroller:KITMPC5744DBEVM	
MC34FS6407 Product Summary Page		http://www.nxp.com/products/analog-power-management/transceivers/can-physical-interfaces/safe-sbc-with-buck-and-boost-dc-dc-up-to-800-ma-on-vcore:MC34FS6407	
MC34FS6408 Product Summary Page		http://www.nxp.com/products/analog-power-management/transceivers/canphysical-interfaces/safe-sbc-with-buck-and-boost-dc-dc-up-to-800-ma-on-vcore:MC34FS6408	
Analog Home Page		http://www.nxp.com/analog	

12 Revision history

Revision	Date	Description of changes
1.0	10/2014	Initial release
2.0	3/2015	Overall description improvement
3.0	9/2015	 Changed PC parts to MC in the Orderable Part Variations table Changed document classification to Advance Information Changed max. ambient temperature to 125 °C Updated the min. value for t_{3PTO1} in Table 5 Updated the min. value for t_{3PTO2} in Table 5 Updated the min. and typ. value for f_{SW_PRE} in Table 5 Updated the max. value for t_{PRE_UV_4p3} in Table 5 Updated the min. and max. value for t_{PRE_TSD} in Table 5 Updated the values for f_{SW_CORE} in Table 5 Updated the min. and max. value for t_{CORE_TSD} in Table 5 Updated the min. and max. value for t_{CCA_TSD} in Table 5 Updated the min. and max. value for t_{CAA_TSD} in Table 5 Updated the max. value for t_{CAA_TSD} in Table 5 Updated the max. value for t_{CAA_TSD} in Table 5 Updated links in References table
	9/2015	Updated Table 56
	7/2016	Updated to NXP document form and style





How to Reach Us:

Home Page: NXP.com

Web Support:

http://www.nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation, consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by the customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:

http://www.nxp.com/terms-of-use.html.

NXP, the NXP logo, Freescale, the Freescale logo, SafeAssure, the SafeAssure logo, the Energy Efficient Solutions logo, and SMARTMOS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. All rights reserved.

© 2016 NXP B.V.

Document Number: MC34FS6407-08 Rev. 3.0

7/2016

